{"id":"https://openalex.org/W4414044596","doi":"https://doi.org/10.1007/s00034-025-03267-7","title":"Design and Analysis of a High-Speed Approximate Restoring Array Based Log Divider (ARLD)","display_name":"Design and Analysis of a High-Speed Approximate Restoring Array Based Log Divider (ARLD)","publication_year":2025,"publication_date":"2025-09-07","ids":{"openalex":"https://openalex.org/W4414044596","doi":"https://doi.org/10.1007/s00034-025-03267-7"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-025-03267-7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-025-03267-7","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015840635","display_name":"P. Gowtham","orcid":"https://orcid.org/0000-0002-6042-1945"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"P. Gowtham","raw_affiliation_strings":["School of Electrical engineering, Vellore Institute of Technology, Chennai, Tamil Nadu, 600 127, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical engineering, Vellore Institute of Technology, Chennai, Tamil Nadu, 600 127, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041872646","display_name":"A. Anita Angeline","orcid":"https://orcid.org/0000-0002-5603-0976"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Anita Angeline","raw_affiliation_strings":["Centre for Nanoelectronics and VLSI Design, Vellore Institute of Technology Chennai, Chennai, Tamil Nadu, 600 127, India"],"raw_orcid":"https://orcid.org/0000-0002-5603-0976","affiliations":[{"raw_affiliation_string":"Centre for Nanoelectronics and VLSI Design, Vellore Institute of Technology Chennai, Chennai, Tamil Nadu, 600 127, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":null,"display_name":"P. Sasipriya","orcid":"https://orcid.org/0000-0001-9033-8504"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Sasipriya","raw_affiliation_strings":["Centre for Nanoelectronics and VLSI Design, Vellore Institute of Technology Chennai, Chennai, Tamil Nadu, 600 127, India"],"raw_orcid":"https://orcid.org/0000-0001-9033-8504","affiliations":[{"raw_affiliation_string":"Centre for Nanoelectronics and VLSI Design, Vellore Institute of Technology Chennai, Chennai, Tamil Nadu, 600 127, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015840635"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":null,"apc_paid":null,"fwci":0.6531,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.74255121,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"45","issue":"1","first_page":"596","last_page":"620"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/approximation-error","display_name":"Approximation error","score":0.5432000160217285},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5263000130653381},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.41130000352859497},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.4081999957561493},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3986000120639801},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.38420000672340393},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3560999929904938},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3249000012874603}],"concepts":[{"id":"https://openalex.org/C122383733","wikidata":"https://www.wikidata.org/wiki/Q865920","display_name":"Approximation error","level":2,"score":0.5432000160217285},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5263000130653381},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41609999537467957},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.41130000352859497},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4108999967575073},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.4081999957561493},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3986000120639801},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.38420000672340393},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.375},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3560999929904938},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3249000012874603},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32089999318122864},{"id":"https://openalex.org/C148764684","wikidata":"https://www.wikidata.org/wiki/Q621751","display_name":"Approximation algorithm","level":2,"score":0.3192000091075897},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.3147999942302704},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3142000138759613},{"id":"https://openalex.org/C202988678","wikidata":"https://www.wikidata.org/wiki/Q1417986","display_name":"Power dividers and directional couplers","level":2,"score":0.3127000033855438},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.29010000824928284},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.28780001401901245},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.27230000495910645},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.26910001039505005},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.2687000036239624},{"id":"https://openalex.org/C49324399","wikidata":"https://www.wikidata.org/wiki/Q466758","display_name":"Voltage divider","level":3,"score":0.25429999828338623}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-025-03267-7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-025-03267-7","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1829595298","https://openalex.org/W1998305460","https://openalex.org/W1998824039","https://openalex.org/W2016400276","https://openalex.org/W2020217519","https://openalex.org/W2063927241","https://openalex.org/W2099662985","https://openalex.org/W2111013824","https://openalex.org/W2161439686","https://openalex.org/W2244005500","https://openalex.org/W2371314631","https://openalex.org/W2404585587","https://openalex.org/W2460228185","https://openalex.org/W2613107232","https://openalex.org/W2798894566","https://openalex.org/W2889553421","https://openalex.org/W2943122277","https://openalex.org/W2945036830","https://openalex.org/W2989372335","https://openalex.org/W3080409617","https://openalex.org/W3086584843","https://openalex.org/W4225130196","https://openalex.org/W4312554056","https://openalex.org/W4388691827","https://openalex.org/W4391915199","https://openalex.org/W4402830483"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W4391375266","https://openalex.org/W1979597421","https://openalex.org/W2007980826","https://openalex.org/W2061531152","https://openalex.org/W3002753104","https://openalex.org/W2077600819","https://openalex.org/W2142036596","https://openalex.org/W2072657027"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-02-03T23:48:18.283914","created_date":"2025-10-10T00:00:00"}