{"id":"https://openalex.org/W4400585055","doi":"https://doi.org/10.1007/s00034-024-02768-1","title":"Polar Logic XOR/XNOR Circuits Using a Single Current Conveyor","display_name":"Polar Logic XOR/XNOR Circuits Using a Single Current Conveyor","publication_year":2024,"publication_date":"2024-07-12","ids":{"openalex":"https://openalex.org/W4400585055","doi":"https://doi.org/10.1007/s00034-024-02768-1"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-024-02768-1","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1007/s00034-024-02768-1","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049755553","display_name":"Sudhanshu Maheshwari","orcid":"https://orcid.org/0000-0003-4727-022X"},"institutions":[{"id":"https://openalex.org/I171210897","display_name":"Aligarh Muslim University","ror":"https://ror.org/03kw9gc02","country_code":"IN","type":"education","lineage":["https://openalex.org/I171210897"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sudhanshu Maheshwari","raw_affiliation_strings":["Department of Electronics Engineering, Aligarh Muslim University, Aligarh, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Aligarh Muslim University, Aligarh, India","institution_ids":["https://openalex.org/I171210897"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5049755553"],"corresponding_institution_ids":["https://openalex.org/I171210897"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09665796,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"43","issue":"10","first_page":"6719","last_page":"6731"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.9696437120437622},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6328387260437012},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5053258538246155},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.4873412549495697},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4723854064941406},{"id":"https://openalex.org/keywords/polar","display_name":"Polar","score":0.4593949019908905},{"id":"https://openalex.org/keywords/exclusive-or","display_name":"Exclusive or","score":0.45782384276390076},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41104045510292053},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35678011178970337},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26632189750671387},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2161743938922882},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.12244880199432373}],"concepts":[{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.9696437120437622},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6328387260437012},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5053258538246155},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.4873412549495697},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4723854064941406},{"id":"https://openalex.org/C29705727","wikidata":"https://www.wikidata.org/wiki/Q294562","display_name":"Polar","level":2,"score":0.4593949019908905},{"id":"https://openalex.org/C35898486","wikidata":"https://www.wikidata.org/wiki/Q498186","display_name":"Exclusive or","level":3,"score":0.45782384276390076},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41104045510292053},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35678011178970337},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26632189750671387},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2161743938922882},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.12244880199432373},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-024-02768-1","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1007/s00034-024-02768-1","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1963953681","https://openalex.org/W1995798783","https://openalex.org/W3083069151","https://openalex.org/W4220894418","https://openalex.org/W4307711996","https://openalex.org/W4376636897","https://openalex.org/W4389856761"],"related_works":["https://openalex.org/W4385413421","https://openalex.org/W4386414224","https://openalex.org/W2532170798","https://openalex.org/W2963244787","https://openalex.org/W2966758645","https://openalex.org/W2774773774","https://openalex.org/W1963739940","https://openalex.org/W2069684819","https://openalex.org/W2785627314","https://openalex.org/W2033342070"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-12-26T23:08:49.675405","created_date":"2025-10-10T00:00:00"}