{"id":"https://openalex.org/W4360838457","doi":"https://doi.org/10.1007/s00034-023-02346-x","title":"Memristor-Based Architectures for PFSCL Circuit Realizations","display_name":"Memristor-Based Architectures for PFSCL Circuit Realizations","publication_year":2023,"publication_date":"2023-03-25","ids":{"openalex":"https://openalex.org/W4360838457","doi":"https://doi.org/10.1007/s00034-023-02346-x"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-023-02346-x","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-023-02346-x","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057201779","display_name":"Shikha Shikha","orcid":"https://orcid.org/0009-0002-4443-2318"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]},{"id":"https://openalex.org/I887998513","display_name":"Bharati Vidyapeeth Deemed University","ror":"https://ror.org/0052mmx10","country_code":"IN","type":"education","lineage":["https://openalex.org/I887998513"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shikha","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi, 110063, India","Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, 110042, India","Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India","Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi, 110063, India","institution_ids":["https://openalex.org/I887998513"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, 110042, India","institution_ids":["https://openalex.org/I863896202"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India","institution_ids":["https://openalex.org/I863896202"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi, India","institution_ids":["https://openalex.org/I887998513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022476734","display_name":"Neeta Pandey","orcid":"https://orcid.org/0000-0003-2911-7061"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neeta Pandey","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, 110042, India","Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, 110042, India","institution_ids":["https://openalex.org/I863896202"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082620922","display_name":"Kirti Gupta","orcid":"https://orcid.org/0000-0003-0565-0654"},"institutions":[{"id":"https://openalex.org/I887998513","display_name":"Bharati Vidyapeeth Deemed University","ror":"https://ror.org/0052mmx10","country_code":"IN","type":"education","lineage":["https://openalex.org/I887998513"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Kirti Gupta","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi, 110063, India","Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi, 110063, India","institution_ids":["https://openalex.org/I887998513"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi, India","institution_ids":["https://openalex.org/I887998513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082620922"],"corresponding_institution_ids":["https://openalex.org/I887998513"],"apc_list":null,"apc_paid":null,"fwci":1.192,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.77921511,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"42","issue":"8","first_page":"4985","last_page":"5012"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7422091960906982},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6256143450737},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6076968312263489},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6011571288108826},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.585411548614502},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5662837028503418},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5403530597686768},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4898628890514374},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4738980829715729},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.4277447462081909},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2878250777721405},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2219219207763672},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.096873939037323},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08898106217384338}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7422091960906982},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6256143450737},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6076968312263489},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6011571288108826},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.585411548614502},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5662837028503418},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5403530597686768},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4898628890514374},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4738980829715729},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4277447462081909},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2878250777721405},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2219219207763672},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.096873939037323},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08898106217384338}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-023-02346-x","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-023-02346-x","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1594175465","https://openalex.org/W1968288892","https://openalex.org/W1995314879","https://openalex.org/W2002184239","https://openalex.org/W2004782555","https://openalex.org/W2015088745","https://openalex.org/W2021612489","https://openalex.org/W2030822983","https://openalex.org/W2066280488","https://openalex.org/W2081729575","https://openalex.org/W2083537989","https://openalex.org/W2090676481","https://openalex.org/W2094452907","https://openalex.org/W2099313482","https://openalex.org/W2102653533","https://openalex.org/W2125362101","https://openalex.org/W2128750057","https://openalex.org/W2134515835","https://openalex.org/W2135286216","https://openalex.org/W2136288682","https://openalex.org/W2141825982","https://openalex.org/W2162651880","https://openalex.org/W2195265150","https://openalex.org/W2329860876","https://openalex.org/W2479787068","https://openalex.org/W2509848459","https://openalex.org/W2519725534","https://openalex.org/W2610556802","https://openalex.org/W2736591611","https://openalex.org/W2738894409","https://openalex.org/W2742351201","https://openalex.org/W2774773774","https://openalex.org/W2810068957","https://openalex.org/W2811220069","https://openalex.org/W2889491624","https://openalex.org/W2991599027","https://openalex.org/W3001410749","https://openalex.org/W3150028445","https://openalex.org/W3159081599","https://openalex.org/W3174228295","https://openalex.org/W3198025002"],"related_works":["https://openalex.org/W4225162125","https://openalex.org/W2281408260","https://openalex.org/W4388039467","https://openalex.org/W2747114707","https://openalex.org/W2981674658","https://openalex.org/W2170264339","https://openalex.org/W3080559572","https://openalex.org/W2120500798","https://openalex.org/W2116129710","https://openalex.org/W2544418033"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2023-03-25T00:00:00"}