{"id":"https://openalex.org/W4313656199","doi":"https://doi.org/10.1007/s00034-022-02287-x","title":"Design of Low-Power 10-Transistor Full Adder Using GDI Technique for Energy-Efficient Arithmetic Applications","display_name":"Design of Low-Power 10-Transistor Full Adder Using GDI Technique for Energy-Efficient Arithmetic Applications","publication_year":2023,"publication_date":"2023-01-07","ids":{"openalex":"https://openalex.org/W4313656199","doi":"https://doi.org/10.1007/s00034-022-02287-x"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-022-02287-x","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-022-02287-x","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070069583","display_name":"T. Nirmalraj","orcid":null},"institutions":[{"id":"https://openalex.org/I932239252","display_name":"SASTRA University","ror":"https://ror.org/032jk8892","country_code":"IN","type":"education","lineage":["https://openalex.org/I932239252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"T. Nirmalraj","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Srinivasa Ramanujan Centre, SASTRA Deemed University, Kumbakonam, 612 001, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Srinivasa Ramanujan Centre, SASTRA Deemed University, Kumbakonam, 612 001, India","institution_ids":["https://openalex.org/I932239252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112635397","display_name":"S.K. Pandiyan","orcid":null},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S. K. Pandiyan","raw_affiliation_strings":["Senior Research Engineer, National Cohesion Ltd., A spin-out of the University of Southampton, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Senior Research Engineer, National Cohesion Ltd., A spin-out of the University of Southampton, Southampton, UK","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037928583","display_name":"Rakesh Kumar Karan","orcid":null},"institutions":[{"id":"https://openalex.org/I932239252","display_name":"SASTRA University","ror":"https://ror.org/032jk8892","country_code":"IN","type":"education","lineage":["https://openalex.org/I932239252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rakesh Kumar Karan","raw_affiliation_strings":["School of Electrical & Electronics Engineering, SASTRA Deemed University, Thanjavur, 613401, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical & Electronics Engineering, SASTRA Deemed University, Thanjavur, 613401, India","institution_ids":["https://openalex.org/I932239252"]}]},{"author_position":"middle","author":{"id":null,"display_name":"R. Sivaraman","orcid":null},"institutions":[{"id":"https://openalex.org/I932239252","display_name":"SASTRA University","ror":"https://ror.org/032jk8892","country_code":"IN","type":"education","lineage":["https://openalex.org/I932239252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Sivaraman","raw_affiliation_strings":["School of Computing, SASTRA Deemed University, Thanjavur, 613401, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computing, SASTRA Deemed University, Thanjavur, 613401, India","institution_ids":["https://openalex.org/I932239252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050715369","display_name":"Rengarajan Amirtharajan","orcid":"https://orcid.org/0000-0003-1574-3045"},"institutions":[{"id":"https://openalex.org/I932239252","display_name":"SASTRA University","ror":"https://ror.org/032jk8892","country_code":"IN","type":"education","lineage":["https://openalex.org/I932239252"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rengarajan Amirtharajan","raw_affiliation_strings":["School of Electrical & Electronics Engineering, SASTRA Deemed University, Thanjavur, 613401, India"],"raw_orcid":"https://orcid.org/0000-0003-1574-3045","affiliations":[{"raw_affiliation_string":"School of Electrical & Electronics Engineering, SASTRA Deemed University, Thanjavur, 613401, India","institution_ids":["https://openalex.org/I932239252"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5050715369"],"corresponding_institution_ids":["https://openalex.org/I932239252"],"apc_list":{"value":2990,"currency":"USD","value_usd":2990},"apc_paid":null,"fwci":0.9208,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.69753048,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"42","issue":"6","first_page":"3649","last_page":"3667"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9191604852676392},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.6747754216194153},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6680722832679749},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.6421281099319458},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.613038182258606},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5757452249526978},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5487486124038696},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5449898838996887},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5305975675582886},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.48178598284721375},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.47114434838294983},{"id":"https://openalex.org/keywords/subtractor","display_name":"Subtractor","score":0.4583515524864197},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4121553301811218},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.40298280119895935},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.375196635723114},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3695496916770935},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22823679447174072},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2069251835346222},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.114342600107193},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10372734069824219},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.0841187834739685}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9191604852676392},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.6747754216194153},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6680722832679749},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.6421281099319458},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.613038182258606},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5757452249526978},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5487486124038696},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5449898838996887},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5305975675582886},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.48178598284721375},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.47114434838294983},{"id":"https://openalex.org/C187805909","wikidata":"https://www.wikidata.org/wiki/Q1142401","display_name":"Subtractor","level":4,"score":0.4583515524864197},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4121553301811218},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.40298280119895935},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.375196635723114},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3695496916770935},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22823679447174072},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2069251835346222},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.114342600107193},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10372734069824219},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.0841187834739685}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-022-02287-x","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-022-02287-x","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W72076778","https://openalex.org/W189474267","https://openalex.org/W1496057122","https://openalex.org/W2005865544","https://openalex.org/W2046103068","https://openalex.org/W2067192709","https://openalex.org/W2124278579","https://openalex.org/W2129926968","https://openalex.org/W2131107384","https://openalex.org/W2138968074","https://openalex.org/W2147970500","https://openalex.org/W2159229333","https://openalex.org/W2163636454","https://openalex.org/W2394021504","https://openalex.org/W2512305791","https://openalex.org/W2525940371","https://openalex.org/W2791867184","https://openalex.org/W2803057706","https://openalex.org/W2912944835","https://openalex.org/W2913935792","https://openalex.org/W3016940091","https://openalex.org/W3032258980","https://openalex.org/W3033027553","https://openalex.org/W3111465671","https://openalex.org/W3133865265","https://openalex.org/W3134303991","https://openalex.org/W3143655061","https://openalex.org/W3156540667","https://openalex.org/W3165365636","https://openalex.org/W3175237760","https://openalex.org/W4220727328","https://openalex.org/W4224046531","https://openalex.org/W4239785430"],"related_works":["https://openalex.org/W2336540700","https://openalex.org/W2142391099","https://openalex.org/W3080477696","https://openalex.org/W2559769120","https://openalex.org/W2967156198","https://openalex.org/W4281638751","https://openalex.org/W2128381206","https://openalex.org/W2891789143","https://openalex.org/W2244415110","https://openalex.org/W4313656199"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}