{"id":"https://openalex.org/W4310436596","doi":"https://doi.org/10.1007/s00034-022-02239-5","title":"Efficient Design of FGMOS-Based Low-Power Low-Voltage XOR Gate","display_name":"Efficient Design of FGMOS-Based Low-Power Low-Voltage XOR Gate","publication_year":2022,"publication_date":"2022-11-30","ids":{"openalex":"https://openalex.org/W4310436596","doi":"https://doi.org/10.1007/s00034-022-02239-5"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-022-02239-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-022-02239-5","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068081247","display_name":"Uma Sharma","orcid":"https://orcid.org/0000-0001-6156-0552"},"institutions":[{"id":"https://openalex.org/I105454292","display_name":"Guru Gobind Singh Indraprastha University","ror":"https://ror.org/034q1za58","country_code":"IN","type":"education","lineage":["https://openalex.org/I105454292"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Uma Sharma","raw_affiliation_strings":["University School of Information Communication and Technology, GGSIPU, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"University School of Information Communication and Technology, GGSIPU, New Delhi, India","institution_ids":["https://openalex.org/I105454292"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084040429","display_name":"Mansi Jhamb","orcid":"https://orcid.org/0000-0002-7975-8505"},"institutions":[{"id":"https://openalex.org/I105454292","display_name":"Guru Gobind Singh Indraprastha University","ror":"https://ror.org/034q1za58","country_code":"IN","type":"education","lineage":["https://openalex.org/I105454292"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mansi Jhamb","raw_affiliation_strings":["University School of Information Communication and Technology, GGSIPU, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"University School of Information Communication and Technology, GGSIPU, New Delhi, India","institution_ids":["https://openalex.org/I105454292"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068081247"],"corresponding_institution_ids":["https://openalex.org/I105454292"],"apc_list":null,"apc_paid":null,"fwci":1.014,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.75194195,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"42","issue":"5","first_page":"2852","last_page":"2871"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.7621703743934631},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7305623292922974},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6747198104858398},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6189223527908325},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5780818462371826},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4850284457206726},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4756614565849304},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4376683533191681},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3964177072048187},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.36410319805145264},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3034515678882599},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.30129578709602356},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2260628640651703},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14213675260543823},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10697105526924133}],"concepts":[{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.7621703743934631},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7305623292922974},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6747198104858398},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6189223527908325},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5780818462371826},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4850284457206726},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4756614565849304},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4376683533191681},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3964177072048187},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.36410319805145264},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3034515678882599},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.30129578709602356},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2260628640651703},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14213675260543823},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10697105526924133}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-022-02239-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-022-02239-5","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W432398127","https://openalex.org/W1972432458","https://openalex.org/W1994627436","https://openalex.org/W2101963621","https://openalex.org/W2124278579","https://openalex.org/W2141849037","https://openalex.org/W2159229333","https://openalex.org/W2340158304","https://openalex.org/W2507870178","https://openalex.org/W2791606710","https://openalex.org/W2803057706","https://openalex.org/W2809178110","https://openalex.org/W2995228010","https://openalex.org/W3013360491","https://openalex.org/W3016940091","https://openalex.org/W3081223489","https://openalex.org/W3119188804","https://openalex.org/W3150186505","https://openalex.org/W3194437664","https://openalex.org/W3200151022","https://openalex.org/W4229459346","https://openalex.org/W4245956244","https://openalex.org/W4255854125","https://openalex.org/W4284958967","https://openalex.org/W6601237765"],"related_works":["https://openalex.org/W2527731084","https://openalex.org/W2619307913","https://openalex.org/W4200113551","https://openalex.org/W2376573441","https://openalex.org/W2187717486","https://openalex.org/W3161678484","https://openalex.org/W4225985484","https://openalex.org/W2187118498","https://openalex.org/W2127298806","https://openalex.org/W2146208178"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}