{"id":"https://openalex.org/W4311873608","doi":"https://doi.org/10.1007/s00034-022-02237-7","title":"An On-Chip Trainable and Scalable In-Memory ANN Architecture for AI/ML Applications","display_name":"An On-Chip Trainable and Scalable In-Memory ANN Architecture for AI/ML Applications","publication_year":2022,"publication_date":"2022-12-18","ids":{"openalex":"https://openalex.org/W4311873608","doi":"https://doi.org/10.1007/s00034-022-02237-7"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-022-02237-7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-022-02237-7","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023701326","display_name":"Abhash Kumar","orcid":"https://orcid.org/0000-0002-8254-6378"},"institutions":[{"id":"https://openalex.org/I11793825","display_name":"National Institute of Technology Patna","ror":"https://ror.org/056wyhh33","country_code":"IN","type":"education","lineage":["https://openalex.org/I11793825","https://openalex.org/I4210152752"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Abhash Kumar","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Patna, Patna, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Patna, Patna, India","institution_ids":["https://openalex.org/I11793825"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029905268","display_name":"Sai Manohar Beeraka","orcid":null},"institutions":[{"id":"https://openalex.org/I11793825","display_name":"National Institute of Technology Patna","ror":"https://ror.org/056wyhh33","country_code":"IN","type":"education","lineage":["https://openalex.org/I11793825","https://openalex.org/I4210152752"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sai Manohar Beeraka","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Patna, Patna, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Patna, Patna, India","institution_ids":["https://openalex.org/I11793825"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043774561","display_name":"Jawar Singh","orcid":"https://orcid.org/0000-0002-6351-9884"},"institutions":[{"id":"https://openalex.org/I132153292","display_name":"Indian Institute of Technology Patna","ror":"https://ror.org/01ft5vz71","country_code":"IN","type":"education","lineage":["https://openalex.org/I132153292"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jawar Singh","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Patna, Bihta, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Patna, Bihta, India","institution_ids":["https://openalex.org/I132153292"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005239074","display_name":"Bharat Gupta","orcid":"https://orcid.org/0000-0002-4705-700X"},"institutions":[{"id":"https://openalex.org/I11793825","display_name":"National Institute of Technology Patna","ror":"https://ror.org/056wyhh33","country_code":"IN","type":"education","lineage":["https://openalex.org/I11793825","https://openalex.org/I4210152752"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bharat Gupta","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Patna, Patna, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Patna, Patna, India","institution_ids":["https://openalex.org/I11793825"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5023701326"],"corresponding_institution_ids":["https://openalex.org/I11793825"],"apc_list":null,"apc_paid":null,"fwci":0.3687,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.5833022,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"42","issue":"5","first_page":"2828","last_page":"2851"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12676","display_name":"Machine Learning and ELM","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8076013326644897},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5930768251419067},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5918144583702087},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5826506018638611},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.580337643623352},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.5482549667358398},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.5279722809791565},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5142781138420105},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4613916873931885},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4602168798446655},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.45765483379364014},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.44976645708084106},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.44295060634613037},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.4241119623184204},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.42031028866767883},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3957180678844452},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.3898361921310425},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3382086157798767},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3309546113014221},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.32366710901260376},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.1652125120162964},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.1377689242362976},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11121302843093872}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8076013326644897},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5930768251419067},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5918144583702087},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5826506018638611},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.580337643623352},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.5482549667358398},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.5279722809791565},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5142781138420105},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4613916873931885},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4602168798446655},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.45765483379364014},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.44976645708084106},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.44295060634613037},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.4241119623184204},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.42031028866767883},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3957180678844452},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3898361921310425},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3382086157798767},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3309546113014221},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.32366710901260376},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.1652125120162964},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.1377689242362976},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11121302843093872},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-022-02237-7","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-022-02237-7","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1489333352","https://openalex.org/W1655377202","https://openalex.org/W1985202549","https://openalex.org/W1993932725","https://openalex.org/W2001619934","https://openalex.org/W2007339694","https://openalex.org/W2032620407","https://openalex.org/W2049668033","https://openalex.org/W2060465669","https://openalex.org/W2133083344","https://openalex.org/W2142343760","https://openalex.org/W2591601611","https://openalex.org/W2592389822","https://openalex.org/W2593197369","https://openalex.org/W2593564159","https://openalex.org/W2760055008","https://openalex.org/W2769224948","https://openalex.org/W2782511028","https://openalex.org/W2790511620","https://openalex.org/W2790669755","https://openalex.org/W2792893539","https://openalex.org/W2799518365","https://openalex.org/W2799725986","https://openalex.org/W2891442728","https://openalex.org/W2897677202","https://openalex.org/W2901134537","https://openalex.org/W2906806663","https://openalex.org/W2951045917","https://openalex.org/W2963159071","https://openalex.org/W2963893493","https://openalex.org/W2965942869","https://openalex.org/W2968216808","https://openalex.org/W2981240739","https://openalex.org/W3084211848","https://openalex.org/W3159353913","https://openalex.org/W3173982302","https://openalex.org/W3185867485","https://openalex.org/W4226450448"],"related_works":["https://openalex.org/W1959889508","https://openalex.org/W2518875864","https://openalex.org/W3180803030","https://openalex.org/W2916844530","https://openalex.org/W2139147282","https://openalex.org/W4210322041","https://openalex.org/W2971920536","https://openalex.org/W4389371524","https://openalex.org/W4281569059","https://openalex.org/W2378551620"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}