{"id":"https://openalex.org/W4284958967","doi":"https://doi.org/10.1007/s00034-022-02085-5","title":"A Novel Design of Voltage and Temperature Resilient 9-T Domino Logic XOR /XNOR Cell","display_name":"A Novel Design of Voltage and Temperature Resilient 9-T Domino Logic XOR /XNOR Cell","publication_year":2022,"publication_date":"2022-07-08","ids":{"openalex":"https://openalex.org/W4284958967","doi":"https://doi.org/10.1007/s00034-022-02085-5"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-022-02085-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-022-02085-5","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068081247","display_name":"Uma Sharma","orcid":"https://orcid.org/0000-0001-6156-0552"},"institutions":[{"id":"https://openalex.org/I105454292","display_name":"Guru Gobind Singh Indraprastha University","ror":"https://ror.org/034q1za58","country_code":"IN","type":"education","lineage":["https://openalex.org/I105454292"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Uma Sharma","raw_affiliation_strings":["University School of Information Communication and Technology, GGSIPU, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"University School of Information Communication and Technology, GGSIPU, New Delhi, India","institution_ids":["https://openalex.org/I105454292"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084040429","display_name":"Mansi Jhamb","orcid":"https://orcid.org/0000-0002-7975-8505"},"institutions":[{"id":"https://openalex.org/I105454292","display_name":"Guru Gobind Singh Indraprastha University","ror":"https://ror.org/034q1za58","country_code":"IN","type":"education","lineage":["https://openalex.org/I105454292"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mansi Jhamb","raw_affiliation_strings":["University School of Information Communication and Technology, GGSIPU, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"University School of Information Communication and Technology, GGSIPU, New Delhi, India","institution_ids":["https://openalex.org/I105454292"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068081247"],"corresponding_institution_ids":["https://openalex.org/I105454292"],"apc_list":null,"apc_paid":null,"fwci":1.014,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.74484278,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"41","issue":"11","first_page":"6314","last_page":"6332"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.9821299314498901},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.6228348612785339},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5785028338432312},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5032181143760681},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4726986885070801},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43140077590942383},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.40726709365844727},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2825755476951599},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.2698330283164978},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2547048330307007},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.10760071873664856},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.08754020929336548}],"concepts":[{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.9821299314498901},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.6228348612785339},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5785028338432312},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5032181143760681},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4726986885070801},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43140077590942383},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.40726709365844727},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2825755476951599},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.2698330283164978},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2547048330307007},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.10760071873664856},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.08754020929336548}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-022-02085-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-022-02085-5","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4399999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1994627436","https://openalex.org/W2003550661","https://openalex.org/W2035861714","https://openalex.org/W2098668540","https://openalex.org/W2106113588","https://openalex.org/W2110429304","https://openalex.org/W2122073426","https://openalex.org/W2124278579","https://openalex.org/W2124548525","https://openalex.org/W2131107384","https://openalex.org/W2138724413","https://openalex.org/W2158932653","https://openalex.org/W2547708291","https://openalex.org/W2626971630","https://openalex.org/W2791867184","https://openalex.org/W2809178110","https://openalex.org/W2888985416","https://openalex.org/W2911436783","https://openalex.org/W2926311552","https://openalex.org/W2998748230","https://openalex.org/W3003719345","https://openalex.org/W3013360491","https://openalex.org/W3013689876","https://openalex.org/W3016940091","https://openalex.org/W3017685989","https://openalex.org/W3035250206","https://openalex.org/W3119188804","https://openalex.org/W3142526730","https://openalex.org/W3200151022"],"related_works":["https://openalex.org/W2151908724","https://openalex.org/W2338151745","https://openalex.org/W2358582680","https://openalex.org/W1980007204","https://openalex.org/W2765435638","https://openalex.org/W2111962220","https://openalex.org/W1996743178","https://openalex.org/W2574819041","https://openalex.org/W2279974209","https://openalex.org/W2597601051"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}