{"id":"https://openalex.org/W4229375569","doi":"https://doi.org/10.1007/s00034-022-02030-6","title":"A Novel Reconfigurable Analog VLSI Architecture of M-point DFT Using Complex Matrix Multiplier and Graph-Based Signal Routing Method","display_name":"A Novel Reconfigurable Analog VLSI Architecture of M-point DFT Using Complex Matrix Multiplier and Graph-Based Signal Routing Method","publication_year":2022,"publication_date":"2022-05-03","ids":{"openalex":"https://openalex.org/W4229375569","doi":"https://doi.org/10.1007/s00034-022-02030-6"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-022-02030-6","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-022-02030-6","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068128152","display_name":"Anirban Ganguly","orcid":"https://orcid.org/0000-0003-1911-6209"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Anirban Ganguly","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology Shibpur, Howrah, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068040643","display_name":"Ayan Banerjee","orcid":"https://orcid.org/0000-0002-4188-7192"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ayan Banerjee","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology Shibpur, Howrah, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068128152"],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":0.1629,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.40935622,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"41","issue":"9","first_page":"5201","last_page":"5225"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9846000075340271,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9843000173568726,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6739528179168701},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6544221043586731},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5746488571166992},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4970844089984894},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4650140404701233},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4255150258541107},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3980209231376648},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3500613272190094},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34052738547325134},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.31017446517944336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21715539693832397}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6739528179168701},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6544221043586731},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5746488571166992},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4970844089984894},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4650140404701233},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4255150258541107},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3980209231376648},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3500613272190094},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34052738547325134},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.31017446517944336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21715539693832397},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-022-02030-6","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-022-02030-6","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1514701773","https://openalex.org/W1567616160","https://openalex.org/W1909069186","https://openalex.org/W2014559809","https://openalex.org/W2046328375","https://openalex.org/W2060943953","https://openalex.org/W2105658771","https://openalex.org/W2117397477","https://openalex.org/W2126811775","https://openalex.org/W2151139283","https://openalex.org/W2152903861","https://openalex.org/W2155707721","https://openalex.org/W2159989367","https://openalex.org/W2161028202","https://openalex.org/W2562166964","https://openalex.org/W2736440494","https://openalex.org/W2742783608","https://openalex.org/W2777765937","https://openalex.org/W2785784536","https://openalex.org/W2803067270","https://openalex.org/W2810961922","https://openalex.org/W2916940113","https://openalex.org/W2947520413","https://openalex.org/W3083681112","https://openalex.org/W3099377273","https://openalex.org/W3126735071"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W4205718258","https://openalex.org/W1989674257","https://openalex.org/W2059364457","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W1979789826","https://openalex.org/W1986774039","https://openalex.org/W2154356865"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}