{"id":"https://openalex.org/W4229459346","doi":"https://doi.org/10.1007/s00034-022-02002-w","title":"Efficient Multiple 4-Bit ALU Designs for Fast Computation and Reduced Area","display_name":"Efficient Multiple 4-Bit ALU Designs for Fast Computation and Reduced Area","publication_year":2022,"publication_date":"2022-05-09","ids":{"openalex":"https://openalex.org/W4229459346","doi":"https://doi.org/10.1007/s00034-022-02002-w"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-022-02002-w","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-022-02002-w","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072961494","display_name":"Mohsen A. M. El\u2010Bendary","orcid":"https://orcid.org/0000-0002-2425-4967"},"institutions":[{"id":"https://openalex.org/I84058292","display_name":"Helwan University","ror":"https://ror.org/00h55v928","country_code":"EG","type":"education","lineage":["https://openalex.org/I84058292"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Mohsen A. M. El-Bendary","raw_affiliation_strings":["Department of Electronics Technology, Faculty of Technology and Education, Helwan University, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Technology, Faculty of Technology and Education, Helwan University, Cairo, Egypt","institution_ids":["https://openalex.org/I84058292"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018509440","display_name":"M. Ayman","orcid":null},"institutions":[{"id":"https://openalex.org/I97455420","display_name":"Sohag University","ror":"https://ror.org/02wgx3e98","country_code":"EG","type":"education","lineage":["https://openalex.org/I97455420"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"M. Ayman","raw_affiliation_strings":["Department of Electrical Engineering, Faculty of Industrial Education, Sohag University, Sohag, Egypt"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Faculty of Industrial Education, Sohag University, Sohag, Egypt","institution_ids":["https://openalex.org/I97455420"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5072961494"],"corresponding_institution_ids":["https://openalex.org/I84058292"],"apc_list":null,"apc_paid":null,"fwci":1.3827,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.80051523,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"41","issue":"8","first_page":"4671","last_page":"4691"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8246833086013794},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7263492345809937},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6153201460838318},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6018639206886292},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.5629575252532959},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5507234334945679},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43787139654159546},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39926713705062866},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3815422058105469},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32424503564834595},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2135084569454193},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1448144018650055},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11223214864730835}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8246833086013794},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7263492345809937},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6153201460838318},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6018639206886292},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.5629575252532959},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5507234334945679},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43787139654159546},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39926713705062866},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3815422058105469},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32424503564834595},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2135084569454193},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1448144018650055},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11223214864730835}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-022-02002-w","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-022-02002-w","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W18921053","https://openalex.org/W1058114786","https://openalex.org/W1947151800","https://openalex.org/W1968987637","https://openalex.org/W2002318646","https://openalex.org/W2007442413","https://openalex.org/W2018290821","https://openalex.org/W2046103068","https://openalex.org/W2135311156","https://openalex.org/W2136157389","https://openalex.org/W2136899384","https://openalex.org/W2559788449","https://openalex.org/W2791867184","https://openalex.org/W2803057706","https://openalex.org/W2899979858","https://openalex.org/W2903753852","https://openalex.org/W2916006778","https://openalex.org/W2916539042","https://openalex.org/W2972696482","https://openalex.org/W2994725618","https://openalex.org/W2997964426","https://openalex.org/W2998002330","https://openalex.org/W3004174137","https://openalex.org/W3005692624","https://openalex.org/W3016940091","https://openalex.org/W3036358942","https://openalex.org/W3169238546","https://openalex.org/W3189522078","https://openalex.org/W4213204605"],"related_works":["https://openalex.org/W2527731084","https://openalex.org/W2619307913","https://openalex.org/W2183015194","https://openalex.org/W4200113551","https://openalex.org/W2376573441","https://openalex.org/W2187717486","https://openalex.org/W3161678484","https://openalex.org/W4225985484","https://openalex.org/W1863387014","https://openalex.org/W4385009842"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}