{"id":"https://openalex.org/W3212580707","doi":"https://doi.org/10.1007/s00034-021-01861-z","title":"A 1\u00a0\u03bcs Locking Time Dual Loop ADPLL with Foreground Calibration-Based 6\u00a0ps Resolution Flash TDC in 180\u00a0nm CMOS","display_name":"A 1\u00a0\u03bcs Locking Time Dual Loop ADPLL with Foreground Calibration-Based 6\u00a0ps Resolution Flash TDC in 180\u00a0nm CMOS","publication_year":2021,"publication_date":"2021-11-10","ids":{"openalex":"https://openalex.org/W3212580707","doi":"https://doi.org/10.1007/s00034-021-01861-z","mag":"3212580707"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-021-01861-z","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-021-01861-z","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021130571","display_name":"Jagdeep Kaur Sahani","orcid":"https://orcid.org/0000-0001-5012-5387"},"institutions":[{"id":"https://openalex.org/I162030827","display_name":"Thapar Institute of Engineering & Technology","ror":"https://ror.org/00wdq3744","country_code":"IN","type":"education","lineage":["https://openalex.org/I162030827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jagdeep Kaur Sahani","raw_affiliation_strings":["ECED, Thapar Institute of Engineering and Technology, Patiala, India"],"affiliations":[{"raw_affiliation_string":"ECED, Thapar Institute of Engineering and Technology, Patiala, India","institution_ids":["https://openalex.org/I162030827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071390234","display_name":"Anil Singh","orcid":"https://orcid.org/0000-0002-8087-1708"},"institutions":[{"id":"https://openalex.org/I162030827","display_name":"Thapar Institute of Engineering & Technology","ror":"https://ror.org/00wdq3744","country_code":"IN","type":"education","lineage":["https://openalex.org/I162030827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Anil Singh","raw_affiliation_strings":["ECED, Thapar Institute of Engineering and Technology, Patiala, India"],"affiliations":[{"raw_affiliation_string":"ECED, Thapar Institute of Engineering and Technology, Patiala, India","institution_ids":["https://openalex.org/I162030827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001501870","display_name":"Alpana Agarwal","orcid":"https://orcid.org/0000-0002-7566-2565"},"institutions":[{"id":"https://openalex.org/I162030827","display_name":"Thapar Institute of Engineering & Technology","ror":"https://ror.org/00wdq3744","country_code":"IN","type":"education","lineage":["https://openalex.org/I162030827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Alpana Agarwal","raw_affiliation_strings":["ECED, Thapar Institute of Engineering and Technology, Patiala, India"],"affiliations":[{"raw_affiliation_string":"ECED, Thapar Institute of Engineering and Technology, Patiala, India","institution_ids":["https://openalex.org/I162030827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5071390234"],"corresponding_institution_ids":["https://openalex.org/I162030827"],"apc_list":null,"apc_paid":null,"fwci":0.3033,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5755914,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"41","issue":"3","first_page":"1299","last_page":"1323"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8836431503295898},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6913897395133972},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6520129442214966},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.565115213394165},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.5494354367256165},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.5143612623214722},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5005419254302979},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.44567278027534485},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43994683027267456},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4149662256240845},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38786670565605164},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20677214860916138},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16983062028884888},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.10425618290901184},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.061298519372940063}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8836431503295898},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6913897395133972},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6520129442214966},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.565115213394165},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.5494354367256165},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.5143612623214722},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5005419254302979},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.44567278027534485},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43994683027267456},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4149662256240845},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38786670565605164},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20677214860916138},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16983062028884888},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.10425618290901184},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.061298519372940063},{"id":"https://openalex.org/C120164764","wikidata":"https://www.wikidata.org/wiki/Q705396","display_name":"Variable-frequency oscillator","level":4,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-021-01861-z","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-021-01861-z","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W654799228","https://openalex.org/W1622458585","https://openalex.org/W1666349805","https://openalex.org/W1989031968","https://openalex.org/W1989484081","https://openalex.org/W2008857137","https://openalex.org/W2014748579","https://openalex.org/W2041998100","https://openalex.org/W2108324407","https://openalex.org/W2127135220","https://openalex.org/W2146283859","https://openalex.org/W2150593711","https://openalex.org/W2151867691","https://openalex.org/W2153267648","https://openalex.org/W2314916716","https://openalex.org/W2337930151","https://openalex.org/W2533112547","https://openalex.org/W2592077478","https://openalex.org/W2753197452","https://openalex.org/W2792759388","https://openalex.org/W2794361151","https://openalex.org/W2810207282","https://openalex.org/W2897766837","https://openalex.org/W2907075980","https://openalex.org/W2956242243","https://openalex.org/W2969475179","https://openalex.org/W3003234466","https://openalex.org/W3005396597","https://openalex.org/W3040994238","https://openalex.org/W3041211395","https://openalex.org/W3045095318","https://openalex.org/W4239733953","https://openalex.org/W6823117760"],"related_works":["https://openalex.org/W2139484866","https://openalex.org/W1912065184","https://openalex.org/W2372909716","https://openalex.org/W2049525097","https://openalex.org/W2012676707","https://openalex.org/W2283201674","https://openalex.org/W150743853","https://openalex.org/W2401428732","https://openalex.org/W2900936676","https://openalex.org/W2952154040"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2026-01-15T23:16:33.117629","created_date":"2025-10-10T00:00:00"}