{"id":"https://openalex.org/W3162564327","doi":"https://doi.org/10.1007/s00034-021-01741-6","title":"A Novel ASIC-Based Variable Latency Speculative Parallel Prefix Adder for Image Processing Application","display_name":"A Novel ASIC-Based Variable Latency Speculative Parallel Prefix Adder for Image Processing Application","publication_year":2021,"publication_date":"2021-05-17","ids":{"openalex":"https://openalex.org/W3162564327","doi":"https://doi.org/10.1007/s00034-021-01741-6","mag":"3162564327"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-021-01741-6","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-021-01741-6","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065548589","display_name":"Garima Thakur","orcid":"https://orcid.org/0000-0002-4240-2177"},"institutions":[{"id":"https://openalex.org/I153954893","display_name":"Jaypee University of Information Technology","ror":"https://ror.org/00hshrf16","country_code":"IN","type":"education","lineage":["https://openalex.org/I153954893"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Garima Thakur","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Solan, 173234, India"],"raw_orcid":"https://orcid.org/0000-0002-4240-2177","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Solan, 173234, India","institution_ids":["https://openalex.org/I153954893"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018994465","display_name":"Harsh Sohal","orcid":"https://orcid.org/0000-0002-3123-7284"},"institutions":[{"id":"https://openalex.org/I153954893","display_name":"Jaypee University of Information Technology","ror":"https://ror.org/00hshrf16","country_code":"IN","type":"education","lineage":["https://openalex.org/I153954893"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Harsh Sohal","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Solan, 173234, India"],"raw_orcid":"https://orcid.org/0000-0002-3123-7284","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Solan, 173234, India","institution_ids":["https://openalex.org/I153954893"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052352119","display_name":"Shruti Jain","orcid":"https://orcid.org/0000-0002-7538-0584"},"institutions":[{"id":"https://openalex.org/I153954893","display_name":"Jaypee University of Information Technology","ror":"https://ror.org/00hshrf16","country_code":"IN","type":"education","lineage":["https://openalex.org/I153954893"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shruti Jain","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Solan, 173234, India"],"raw_orcid":"https://orcid.org/0000-0002-7538-0584","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Solan, 173234, India","institution_ids":["https://openalex.org/I153954893"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5065548589"],"corresponding_institution_ids":["https://openalex.org/I153954893"],"apc_list":{"value":2990,"currency":"USD","value_usd":2990},"apc_paid":null,"fwci":1.606,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.82587147,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"40","issue":"11","first_page":"5682","last_page":"5704"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.922313928604126},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.8083550333976746},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7566150426864624},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.5968836545944214},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5357851982116699},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.5339540243148804},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5312803983688354},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5189864039421082},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5177649259567261},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4820571839809418},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4762822985649109},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4677804708480835},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4373428225517273},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.4231584072113037},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.41962775588035583},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4170180559158325},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.26763075590133667},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2062332034111023},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1669914424419403},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0917290449142456}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.922313928604126},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.8083550333976746},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7566150426864624},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5968836545944214},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5357851982116699},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.5339540243148804},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5312803983688354},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5189864039421082},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5177649259567261},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4820571839809418},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4762822985649109},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4677804708480835},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4373428225517273},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.4231584072113037},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.41962775588035583},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4170180559158325},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.26763075590133667},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2062332034111023},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1669914424419403},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0917290449142456},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-021-01741-6","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-021-01741-6","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1529030532","https://openalex.org/W1587217691","https://openalex.org/W1963965124","https://openalex.org/W1999085092","https://openalex.org/W2016491712","https://openalex.org/W2020217519","https://openalex.org/W2026005150","https://openalex.org/W2089828167","https://openalex.org/W2099042481","https://openalex.org/W2105150116","https://openalex.org/W2143384051","https://openalex.org/W2145654204","https://openalex.org/W2147847555","https://openalex.org/W2168543008","https://openalex.org/W2244005500","https://openalex.org/W2343203001","https://openalex.org/W2510531184","https://openalex.org/W2519246207","https://openalex.org/W2822988608","https://openalex.org/W2900470758","https://openalex.org/W2940716267","https://openalex.org/W2942777823","https://openalex.org/W2985336152","https://openalex.org/W3002125084","https://openalex.org/W3088883765","https://openalex.org/W3124622940","https://openalex.org/W3138303626","https://openalex.org/W3139785732","https://openalex.org/W3143846224","https://openalex.org/W3144137741"],"related_works":["https://openalex.org/W2159473595","https://openalex.org/W2241958211","https://openalex.org/W1120988369","https://openalex.org/W1976039195","https://openalex.org/W2370140608","https://openalex.org/W1947310360","https://openalex.org/W2050748470","https://openalex.org/W2052998431","https://openalex.org/W2941813007","https://openalex.org/W3162564327"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}