{"id":"https://openalex.org/W3163556913","doi":"https://doi.org/10.1007/s00034-021-01725-6","title":"A Novel High-Performance Hybrid Full Adder for VLSI Circuits","display_name":"A Novel High-Performance Hybrid Full Adder for VLSI Circuits","publication_year":2021,"publication_date":"2021-05-10","ids":{"openalex":"https://openalex.org/W3163556913","doi":"https://doi.org/10.1007/s00034-021-01725-6","mag":"3163556913"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-021-01725-6","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-021-01725-6","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053552203","display_name":"Thiruvengadam Rajagopal","orcid":"https://orcid.org/0000-0002-7720-6694"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Thiruvengadam Rajagopal","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Tamilnadu College of Engineering, Coimbatore, Tamilnadu, 641659, India"],"raw_orcid":"https://orcid.org/0000-0002-7720-6694","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Tamilnadu College of Engineering, Coimbatore, Tamilnadu, 641659, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012272136","display_name":"Arvind Chakrapani","orcid":null},"institutions":[{"id":"https://openalex.org/I65220239","display_name":"Karpagam Academy of Higher Education","ror":"https://ror.org/00ssvzv66","country_code":"IN","type":"education","lineage":["https://openalex.org/I65220239"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arvind Chakrapani","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Karpagam College of Engineering, Coimbatore, Tamilnadu, 641032, India"],"raw_orcid":"https://orcid.org/0000-0002-2829-830X","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Karpagam College of Engineering, Coimbatore, Tamilnadu, 641032, India","institution_ids":["https://openalex.org/I65220239"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5053552203"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2204,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.7859147,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"40","issue":"11","first_page":"5718","last_page":"5732"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.900156557559967},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.7928317785263062},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6379638910293579},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6223425269126892},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.6055275201797485},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5727456212043762},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5405297875404358},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5183292627334595},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4867846667766571},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45832526683807373},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.452825129032135},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.44873765110969543},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.44730210304260254},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4387419819831848},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.2963321805000305},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2962122857570648},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23917004466056824},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.22822418808937073},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21396362781524658},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2115965485572815},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08379727602005005}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.900156557559967},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.7928317785263062},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6379638910293579},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6223425269126892},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.6055275201797485},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5727456212043762},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5405297875404358},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5183292627334595},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4867846667766571},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45832526683807373},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.452825129032135},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.44873765110969543},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.44730210304260254},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4387419819831848},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2963321805000305},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2962122857570648},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23917004466056824},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.22822418808937073},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21396362781524658},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2115965485572815},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08379727602005005},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-021-01725-6","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-021-01725-6","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1823434954","https://openalex.org/W1842156172","https://openalex.org/W1984588379","https://openalex.org/W1994627436","https://openalex.org/W2000462061","https://openalex.org/W2026630818","https://openalex.org/W2046103068","https://openalex.org/W2073828402","https://openalex.org/W2119985366","https://openalex.org/W2124278579","https://openalex.org/W2131107384","https://openalex.org/W2138968074","https://openalex.org/W2141849037","https://openalex.org/W2155132174","https://openalex.org/W2157555699","https://openalex.org/W2159229333","https://openalex.org/W2512305791","https://openalex.org/W2559788449","https://openalex.org/W2803057706","https://openalex.org/W3103339143","https://openalex.org/W3174540764","https://openalex.org/W6600168703"],"related_works":["https://openalex.org/W2527731084","https://openalex.org/W2619307913","https://openalex.org/W4200113551","https://openalex.org/W2376573441","https://openalex.org/W2187717486","https://openalex.org/W3161678484","https://openalex.org/W4225985484","https://openalex.org/W1863387014","https://openalex.org/W2558163707","https://openalex.org/W2157555699"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}
