{"id":"https://openalex.org/W3139420624","doi":"https://doi.org/10.1007/s00034-021-01671-3","title":"Design of Low-Power Wallace Tree Multiplier Architecture Using Modular Approach","display_name":"Design of Low-Power Wallace Tree Multiplier Architecture Using Modular Approach","publication_year":2021,"publication_date":"2021-03-18","ids":{"openalex":"https://openalex.org/W3139420624","doi":"https://doi.org/10.1007/s00034-021-01671-3","mag":"3139420624"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-021-01671-3","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-021-01671-3","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073959977","display_name":"Vaibhavi Solanki","orcid":null},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Vaibhavi Solanki","raw_affiliation_strings":["Electronics Engineering Department, Sardar Vallabhbhai National Institute of Technology, Surat, 395 007, India"],"affiliations":[{"raw_affiliation_string":"Electronics Engineering Department, Sardar Vallabhbhai National Institute of Technology, Surat, 395 007, India","institution_ids":["https://openalex.org/I42014448"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055835846","display_name":"Anand D. Darji","orcid":"https://orcid.org/0000-0003-0167-3453"},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. D. Darji","raw_affiliation_strings":["Electronics Engineering Department, Sardar Vallabhbhai National Institute of Technology, Surat, 395 007, India"],"affiliations":[{"raw_affiliation_string":"Electronics Engineering Department, Sardar Vallabhbhai National Institute of Technology, Surat, 395 007, India","institution_ids":["https://openalex.org/I42014448"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064361392","display_name":"Harikrishna M. Singapuri","orcid":"https://orcid.org/0000-0001-8409-5307"},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Harikrishna Singapuri","raw_affiliation_strings":["Electronics Engineering Department, Sardar Vallabhbhai National Institute of Technology, Surat, 395 007, India"],"affiliations":[{"raw_affiliation_string":"Electronics Engineering Department, Sardar Vallabhbhai National Institute of Technology, Surat, 395 007, India","institution_ids":["https://openalex.org/I42014448"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073959977"],"corresponding_institution_ids":["https://openalex.org/I42014448"],"apc_list":null,"apc_paid":null,"fwci":1.7189,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.84058672,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"40","issue":"9","first_page":"4407","last_page":"4427"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6830064654350281},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6741275787353516},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5071580410003662},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4975920021533966},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49641090631484985},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4518232047557831},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4441632926464081},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4205886721611023},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.361630916595459},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3312811255455017},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19049185514450073}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6830064654350281},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6741275787353516},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5071580410003662},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4975920021533966},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49641090631484985},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4518232047557831},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4441632926464081},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4205886721611023},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.361630916595459},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3312811255455017},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19049185514450073},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-021-01671-3","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-021-01671-3","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8600000143051147,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W207262083","https://openalex.org/W1540658227","https://openalex.org/W1966235914","https://openalex.org/W1972998360","https://openalex.org/W1978479694","https://openalex.org/W1983849809","https://openalex.org/W2055036380","https://openalex.org/W2081276259","https://openalex.org/W2098769011","https://openalex.org/W2127974982","https://openalex.org/W2132337134","https://openalex.org/W2134917725","https://openalex.org/W2135700290","https://openalex.org/W2207206580","https://openalex.org/W2273916326","https://openalex.org/W2285691248","https://openalex.org/W2293347572","https://openalex.org/W2296005230","https://openalex.org/W2509023811","https://openalex.org/W2559293488","https://openalex.org/W2589986623","https://openalex.org/W2726800941","https://openalex.org/W2735056053","https://openalex.org/W2765751199","https://openalex.org/W2799283557","https://openalex.org/W2805141557","https://openalex.org/W2888079360"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2377156450","https://openalex.org/W2390885485","https://openalex.org/W2362523726","https://openalex.org/W4281629491","https://openalex.org/W3138499576","https://openalex.org/W2086473731","https://openalex.org/W2370292629","https://openalex.org/W2352033875"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}