{"id":"https://openalex.org/W3135837307","doi":"https://doi.org/10.1007/s00034-021-01656-2","title":"Wideband Inductorless True Time Delay Cell Based on CMOS Inverter for Timed Array Receivers","display_name":"Wideband Inductorless True Time Delay Cell Based on CMOS Inverter for Timed Array Receivers","publication_year":2021,"publication_date":"2021-03-04","ids":{"openalex":"https://openalex.org/W3135837307","doi":"https://doi.org/10.1007/s00034-021-01656-2","mag":"3135837307"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-021-01656-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-021-01656-2","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074339463","display_name":"Ahmad Yarahmadi","orcid":"https://orcid.org/0000-0001-7311-0532"},"institutions":[{"id":"https://openalex.org/I1516879","display_name":"Tarbiat Modares University","ror":"https://ror.org/03mwgfy56","country_code":"IR","type":"education","lineage":["https://openalex.org/I1516879"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Ahmad Yarahmadi","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Tarbiat Modares University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Tarbiat Modares University, Tehran, Iran","institution_ids":["https://openalex.org/I1516879"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034431439","display_name":"Abumoslem Jannesari","orcid":"https://orcid.org/0000-0001-6944-699X"},"institutions":[{"id":"https://openalex.org/I1516879","display_name":"Tarbiat Modares University","ror":"https://ror.org/03mwgfy56","country_code":"IR","type":"education","lineage":["https://openalex.org/I1516879"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Abumoslem Jannesari","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Tarbiat Modares University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Tarbiat Modares University, Tehran, Iran","institution_ids":["https://openalex.org/I1516879"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5074339463"],"corresponding_institution_ids":["https://openalex.org/I1516879"],"apc_list":null,"apc_paid":null,"fwci":0.3036,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.54722287,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"40","issue":"8","first_page":"3703","last_page":"3726"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12791","display_name":"Full-Duplex Wireless Communications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.7063906192779541},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.6560845971107483},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6372647285461426},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5274001955986023},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5206612348556519},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49935102462768555},{"id":"https://openalex.org/keywords/output-impedance","display_name":"Output impedance","score":0.4901524484157562},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.4491623342037201},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.44817060232162476},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3893764615058899},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.3244776427745819},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2754136025905609},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24378973245620728},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17012163996696472}],"concepts":[{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.7063906192779541},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.6560845971107483},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6372647285461426},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5274001955986023},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5206612348556519},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49935102462768555},{"id":"https://openalex.org/C58112919","wikidata":"https://www.wikidata.org/wiki/Q631203","display_name":"Output impedance","level":3,"score":0.4901524484157562},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.4491623342037201},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.44817060232162476},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3893764615058899},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.3244776427745819},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2754136025905609},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24378973245620728},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17012163996696472}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-021-01656-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-021-01656-2","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.800000011920929,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W617717501","https://openalex.org/W1535837131","https://openalex.org/W1601440208","https://openalex.org/W1981199540","https://openalex.org/W2017013043","https://openalex.org/W2046653609","https://openalex.org/W2106577288","https://openalex.org/W2106833671","https://openalex.org/W2167014994","https://openalex.org/W2167886319","https://openalex.org/W2284837216","https://openalex.org/W2291880745","https://openalex.org/W2476367834","https://openalex.org/W2569950858","https://openalex.org/W2581166395","https://openalex.org/W2618546898","https://openalex.org/W2735375340","https://openalex.org/W2891689634","https://openalex.org/W2906615831","https://openalex.org/W2914329358","https://openalex.org/W2937351263","https://openalex.org/W2938008686","https://openalex.org/W2939723011","https://openalex.org/W3146238732","https://openalex.org/W6635472137"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2104885411","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2008277438"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}