{"id":"https://openalex.org/W3119188804","doi":"https://doi.org/10.1007/s00034-020-01639-9","title":"A New Circuit-Level Technique for Leakage and Short-Circuit Power Reduction of Static Logic Gates in 22-nm CMOS Technology","display_name":"A New Circuit-Level Technique for Leakage and Short-Circuit Power Reduction of Static Logic Gates in 22-nm CMOS Technology","publication_year":2021,"publication_date":"2021-01-05","ids":{"openalex":"https://openalex.org/W3119188804","doi":"https://doi.org/10.1007/s00034-020-01639-9","mag":"3119188804"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-020-01639-9","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-020-01639-9","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070184436","display_name":"Mohammad Moradinezhad Maryan","orcid":"https://orcid.org/0000-0003-2597-2079"},"institutions":[{"id":"https://openalex.org/I67009956","display_name":"Iran University of Science and Technology","ror":"https://ror.org/01jw2p796","country_code":"IR","type":"education","lineage":["https://openalex.org/I67009956"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mohammad Moradinezhad Maryan","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Iran University of Science and Technology (IUST), Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Iran University of Science and Technology (IUST), Tehran, Iran","institution_ids":["https://openalex.org/I67009956"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039417366","display_name":"Majid Amini\u2010Valashani","orcid":"https://orcid.org/0000-0001-8890-6496"},"institutions":[{"id":"https://openalex.org/I67009956","display_name":"Iran University of Science and Technology","ror":"https://ror.org/01jw2p796","country_code":"IR","type":"education","lineage":["https://openalex.org/I67009956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Majid Amini-Valashani","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Iran University of Science and Technology (IUST), Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Iran University of Science and Technology (IUST), Tehran, Iran","institution_ids":["https://openalex.org/I67009956"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002042374","display_name":"Seyed Javad Azhari","orcid":"https://orcid.org/0000-0001-9557-3095"},"institutions":[{"id":"https://openalex.org/I67009956","display_name":"Iran University of Science and Technology","ror":"https://ror.org/01jw2p796","country_code":"IR","type":"education","lineage":["https://openalex.org/I67009956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Seyed Javad Azhari","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Iran University of Science and Technology (IUST), Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Iran University of Science and Technology (IUST), Tehran, Iran","institution_ids":["https://openalex.org/I67009956"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5070184436"],"corresponding_institution_ids":["https://openalex.org/I67009956"],"apc_list":null,"apc_paid":null,"fwci":2.4266,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.88940393,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"40","issue":"7","first_page":"3536","last_page":"3560"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7798899412155151},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.767884373664856},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6817255020141602},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6317633390426636},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5844963192939758},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5823866724967957},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5693680047988892},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5691832304000854},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.5621652007102966},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.5584645867347717},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5002491474151611},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49775174260139465},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.49428224563598633},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.442179411649704},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4384865164756775},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.42859119176864624},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37109100818634033}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7798899412155151},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.767884373664856},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6817255020141602},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6317633390426636},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5844963192939758},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5823866724967957},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5693680047988892},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5691832304000854},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.5621652007102966},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.5584645867347717},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5002491474151611},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49775174260139465},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.49428224563598633},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.442179411649704},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4384865164756775},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.42859119176864624},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37109100818634033},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-020-01639-9","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-020-01639-9","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W82478680","https://openalex.org/W637405227","https://openalex.org/W1496213896","https://openalex.org/W1518236483","https://openalex.org/W1980497350","https://openalex.org/W1985875557","https://openalex.org/W1987549727","https://openalex.org/W1989884228","https://openalex.org/W2013275447","https://openalex.org/W2027006313","https://openalex.org/W2027132674","https://openalex.org/W2041069167","https://openalex.org/W2043128052","https://openalex.org/W2045807741","https://openalex.org/W2048874455","https://openalex.org/W2069257560","https://openalex.org/W2086287918","https://openalex.org/W2097532420","https://openalex.org/W2099911327","https://openalex.org/W2102212033","https://openalex.org/W2108049334","https://openalex.org/W2114621701","https://openalex.org/W2122846829","https://openalex.org/W2124276471","https://openalex.org/W2124278579","https://openalex.org/W2125658913","https://openalex.org/W2127560512","https://openalex.org/W2127797260","https://openalex.org/W2127908169","https://openalex.org/W2131107384","https://openalex.org/W2138968074","https://openalex.org/W2145071646","https://openalex.org/W2158609250","https://openalex.org/W2346616522","https://openalex.org/W2404183818","https://openalex.org/W2467369197","https://openalex.org/W2501261048","https://openalex.org/W2538710143","https://openalex.org/W2902863944","https://openalex.org/W2987275207","https://openalex.org/W3082719988","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2774773774","https://openalex.org/W2765435638","https://openalex.org/W2785627314","https://openalex.org/W3210322980","https://openalex.org/W2092877265","https://openalex.org/W3017501411","https://openalex.org/W2166567121","https://openalex.org/W1847737738","https://openalex.org/W2487205419","https://openalex.org/W3114577482"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}