{"id":"https://openalex.org/W3085977155","doi":"https://doi.org/10.1007/s00034-020-01535-2","title":"A Novel Technique to Produce Logic \u20181\u2019 in Multi-threshold Ternary Circuits Design","display_name":"A Novel Technique to Produce Logic \u20181\u2019 in Multi-threshold Ternary Circuits Design","publication_year":2020,"publication_date":"2020-09-10","ids":{"openalex":"https://openalex.org/W3085977155","doi":"https://doi.org/10.1007/s00034-020-01535-2","mag":"3085977155"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-020-01535-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-020-01535-2","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007888875","display_name":"Seied Ali Hosseini","orcid":"https://orcid.org/0000-0002-4030-0804"},"institutions":[{"id":"https://openalex.org/I4210154044","display_name":"Islamic Azad University Shahr-e-Rey","ror":"https://ror.org/04yrwqa21","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I4210154044"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Seied Ali Hosseini","raw_affiliation_strings":["Department of Electronic, College of Electrical Engineering, Yadegar-e-Imam Khomeini (RAH) Shahre Rey Branch, Islamic Azad University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electronic, College of Electrical Engineering, Yadegar-e-Imam Khomeini (RAH) Shahre Rey Branch, Islamic Azad University, Tehran, Iran","institution_ids":["https://openalex.org/I4210154044"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067889573","display_name":"Esmail Roosta","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154044","display_name":"Islamic Azad University Shahr-e-Rey","ror":"https://ror.org/04yrwqa21","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I4210154044"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Esmail Roosta","raw_affiliation_strings":["Department of Electronic, College of Electrical Engineering, Yadegar-e-Imam Khomeini (RAH) Shahre Rey Branch, Islamic Azad University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electronic, College of Electrical Engineering, Yadegar-e-Imam Khomeini (RAH) Shahre Rey Branch, Islamic Azad University, Tehran, Iran","institution_ids":["https://openalex.org/I4210154044"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5007888875"],"corresponding_institution_ids":["https://openalex.org/I4210154044"],"apc_list":null,"apc_paid":null,"fwci":0.7258,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.70835866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"40","issue":"3","first_page":"1152","last_page":"1165"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.6067183017730713},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5168024301528931},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4309881925582886},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.43002697825431824},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4188624322414398},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.41504842042922974},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41423919796943665},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.40587735176086426},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3793361783027649},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3126581013202667},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24179121851921082},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2037302851676941},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11655938625335693}],"concepts":[{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.6067183017730713},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5168024301528931},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4309881925582886},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.43002697825431824},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4188624322414398},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.41504842042922974},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41423919796943665},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.40587735176086426},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3793361783027649},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3126581013202667},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24179121851921082},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2037302851676941},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11655938625335693}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-020-01535-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-020-01535-2","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1972013943","https://openalex.org/W1988953463","https://openalex.org/W2068871056","https://openalex.org/W2076110232","https://openalex.org/W2104988669","https://openalex.org/W2115614135","https://openalex.org/W2130206803","https://openalex.org/W2148936886","https://openalex.org/W2156694126","https://openalex.org/W2157434033","https://openalex.org/W2158956219","https://openalex.org/W2169245181","https://openalex.org/W2727444132","https://openalex.org/W2774986914","https://openalex.org/W2784250338","https://openalex.org/W2794561087","https://openalex.org/W2801749698","https://openalex.org/W2807358726","https://openalex.org/W2887762342","https://openalex.org/W2890687022","https://openalex.org/W2892868997","https://openalex.org/W2899246991","https://openalex.org/W2911582948","https://openalex.org/W2917031116","https://openalex.org/W2939712165","https://openalex.org/W2948301939","https://openalex.org/W2961871273","https://openalex.org/W2966926095","https://openalex.org/W2976007371","https://openalex.org/W3000249105","https://openalex.org/W3030270029","https://openalex.org/W3035983405"],"related_works":["https://openalex.org/W2132796854","https://openalex.org/W2079245511","https://openalex.org/W1912101345","https://openalex.org/W2165818487","https://openalex.org/W2547767117","https://openalex.org/W1733224658","https://openalex.org/W2008047718","https://openalex.org/W2250098196","https://openalex.org/W2594283002","https://openalex.org/W173185306"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}