{"id":"https://openalex.org/W2985217728","doi":"https://doi.org/10.1007/s00034-019-01300-0","title":"Design of High-Speed Logic Circuits with Four-Step RRAM-Based Logic Gates","display_name":"Design of High-Speed Logic Circuits with Four-Step RRAM-Based Logic Gates","publication_year":2019,"publication_date":"2019-11-11","ids":{"openalex":"https://openalex.org/W2985217728","doi":"https://doi.org/10.1007/s00034-019-01300-0","mag":"2985217728"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-019-01300-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-019-01300-0","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050097039","display_name":"Xiaole Cui","orcid":"https://orcid.org/0000-0002-3382-3703"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaole Cui","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, 100871, China","Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, 518055, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, 100871, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, 518055, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032918589","display_name":"Xiaobai Ma","orcid":"https://orcid.org/0000-0002-6891-5536"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao Ma","raw_affiliation_strings":["Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, 518055, China"],"affiliations":[{"raw_affiliation_string":"Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, 518055, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032390139","display_name":"Qiujun Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiujun Lin","raw_affiliation_strings":["Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, 518055, China"],"affiliations":[{"raw_affiliation_string":"Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, 518055, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706634","display_name":"Xiang Li","orcid":"https://orcid.org/0000-0003-2620-9788"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiang Li","raw_affiliation_strings":["Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, 518055, China"],"affiliations":[{"raw_affiliation_string":"Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, 518055, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069597439","display_name":"Hang Zhou","orcid":"https://orcid.org/0000-0002-0472-9515"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hang Zhou","raw_affiliation_strings":["Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, 518055, China"],"affiliations":[{"raw_affiliation_string":"Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, 518055, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048410928","display_name":"Xiaoxin Cui","orcid":"https://orcid.org/0000-0002-0394-8839"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiaoxin Cui","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, 100871, China","Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, 518055, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, 100871, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, 518055, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5048410928"],"corresponding_institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"],"apc_list":null,"apc_paid":null,"fwci":0.4821,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.66446703,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"39","issue":"6","first_page":"2822","last_page":"2840"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6660476326942444},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6338567733764648},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5811392068862915},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5221676826477051},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5195889472961426},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5118905305862427},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.49589595198631287},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49187612533569336},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.46144217252731323},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.43790027499198914},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43320879340171814},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3245374262332916},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2635660767555237},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2231065034866333},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2177448272705078},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1866752803325653},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16024470329284668},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.15536129474639893},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06375148892402649}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6660476326942444},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6338567733764648},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5811392068862915},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5221676826477051},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5195889472961426},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5118905305862427},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.49589595198631287},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49187612533569336},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.46144217252731323},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.43790027499198914},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43320879340171814},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3245374262332916},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2635660767555237},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2231065034866333},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2177448272705078},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1866752803325653},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16024470329284668},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.15536129474639893},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06375148892402649}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-019-01300-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-019-01300-0","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8100000023841858}],"awards":[{"id":"https://openalex.org/G2433373925","display_name":null,"funder_award_id":"U1613215","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1953553490","https://openalex.org/W1970645895","https://openalex.org/W1982666872","https://openalex.org/W2006221630","https://openalex.org/W2010160963","https://openalex.org/W2025674646","https://openalex.org/W2043274724","https://openalex.org/W2066280488","https://openalex.org/W2067472652","https://openalex.org/W2081729575","https://openalex.org/W2248506981","https://openalex.org/W2289145497","https://openalex.org/W2335248059","https://openalex.org/W2431884816","https://openalex.org/W2510983628","https://openalex.org/W2518875864","https://openalex.org/W2520142741","https://openalex.org/W2522667948","https://openalex.org/W2569842290","https://openalex.org/W2584094173","https://openalex.org/W2738894409","https://openalex.org/W2772943299","https://openalex.org/W2783169170","https://openalex.org/W2786576904","https://openalex.org/W2789662562","https://openalex.org/W2793101555","https://openalex.org/W2795192717","https://openalex.org/W2799942529","https://openalex.org/W4253978541","https://openalex.org/W6600577311"],"related_works":["https://openalex.org/W3129977055","https://openalex.org/W2789662562","https://openalex.org/W2017528947","https://openalex.org/W2386022279","https://openalex.org/W1553855433","https://openalex.org/W2152533674","https://openalex.org/W2991771859","https://openalex.org/W2356714888","https://openalex.org/W2006855068","https://openalex.org/W4386128270"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}