{"id":"https://openalex.org/W2899460831","doi":"https://doi.org/10.1007/s00034-018-0980-8","title":"ONOFIC Pull-Up Approach in Domino Logic Circuits Using FinFET for Subthreshold Leakage Reduction","display_name":"ONOFIC Pull-Up Approach in Domino Logic Circuits Using FinFET for Subthreshold Leakage Reduction","publication_year":2018,"publication_date":"2018-11-02","ids":{"openalex":"https://openalex.org/W2899460831","doi":"https://doi.org/10.1007/s00034-018-0980-8","mag":"2899460831"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-018-0980-8","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-018-0980-8","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061378584","display_name":"Vijay Kumar Magraiya","orcid":"https://orcid.org/0000-0001-6092-8538"},"institutions":[{"id":"https://openalex.org/I91277730","display_name":"Maulana Azad National Institute of Technology","ror":"https://ror.org/026vtd268","country_code":"IN","type":"education","lineage":["https://openalex.org/I91277730"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Vijay Kumar Magraiya","raw_affiliation_strings":["Department of Electronics and Communication, Maulana Azad National Institute of Technology, Bhopal, M.P., 462003, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, Maulana Azad National Institute of Technology, Bhopal, M.P., 462003, India","institution_ids":["https://openalex.org/I91277730"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033819723","display_name":"Tarun Kumar Gupta","orcid":"https://orcid.org/0000-0002-4335-1420"},"institutions":[{"id":"https://openalex.org/I91277730","display_name":"Maulana Azad National Institute of Technology","ror":"https://ror.org/026vtd268","country_code":"IN","type":"education","lineage":["https://openalex.org/I91277730"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tarun Kumar Gupta","raw_affiliation_strings":["Department of Electronics and Communication, Maulana Azad National Institute of Technology, Bhopal, M.P., 462003, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, Maulana Azad National Institute of Technology, Bhopal, M.P., 462003, India","institution_ids":["https://openalex.org/I91277730"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5061378584"],"corresponding_institution_ids":["https://openalex.org/I91277730"],"apc_list":null,"apc_paid":null,"fwci":0.391,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.6434452,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"38","issue":"6","first_page":"2564","last_page":"2587"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.9033944010734558},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8491463661193848},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.829520583152771},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.659896969795227},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5873168110847473},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5020139217376709},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4807691276073456},{"id":"https://openalex.org/keywords/or-gate","display_name":"OR gate","score":0.4536241888999939},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4429776966571808},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4133749306201935},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39417362213134766},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.3858333230018616},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3226799964904785},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3001757264137268},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.26451361179351807},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.10806134343147278}],"concepts":[{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.9033944010734558},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8491463661193848},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.829520583152771},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.659896969795227},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5873168110847473},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5020139217376709},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4807691276073456},{"id":"https://openalex.org/C58140894","wikidata":"https://www.wikidata.org/wiki/Q560398","display_name":"OR gate","level":4,"score":0.4536241888999939},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4429776966571808},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4133749306201935},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39417362213134766},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.3858333230018616},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3226799964904785},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3001757264137268},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.26451361179351807},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.10806134343147278},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-018-0980-8","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-018-0980-8","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W625693296","https://openalex.org/W1500452363","https://openalex.org/W1521402186","https://openalex.org/W1819823928","https://openalex.org/W1985055077","https://openalex.org/W1985875557","https://openalex.org/W1987370976","https://openalex.org/W2002879741","https://openalex.org/W2039097694","https://openalex.org/W2043128052","https://openalex.org/W2082780735","https://openalex.org/W2104628168","https://openalex.org/W2105874609","https://openalex.org/W2111341599","https://openalex.org/W2122846829","https://openalex.org/W2125765139","https://openalex.org/W2126895359","https://openalex.org/W2131484760","https://openalex.org/W2131862714","https://openalex.org/W2159745066","https://openalex.org/W2532895182","https://openalex.org/W2568971151","https://openalex.org/W2733381480","https://openalex.org/W6601100836","https://openalex.org/W6603852728","https://openalex.org/W6818265744"],"related_works":["https://openalex.org/W4231158717","https://openalex.org/W3174071739","https://openalex.org/W2150513440","https://openalex.org/W2168226525","https://openalex.org/W4254482168","https://openalex.org/W18274992","https://openalex.org/W2100009051","https://openalex.org/W4235278986","https://openalex.org/W1976928559","https://openalex.org/W2027095146"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}