{"id":"https://openalex.org/W2767157439","doi":"https://doi.org/10.1007/s00034-017-0697-0","title":"High-Frequency Capacitorless Fractional-Order CPE and FI Emulator","display_name":"High-Frequency Capacitorless Fractional-Order CPE and FI Emulator","publication_year":2017,"publication_date":"2017-10-31","ids":{"openalex":"https://openalex.org/W2767157439","doi":"https://doi.org/10.1007/s00034-017-0697-0","mag":"2767157439"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-017-0697-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-017-0697-0","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089855825","display_name":"Panagiotis Bertsias","orcid":"https://orcid.org/0000-0002-2669-5555"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Panagiotis Bertsias","raw_affiliation_strings":["Electronics Laboratory, Physics Department, University of Patras, 26504, Rio Patras, GR, Greece"],"affiliations":[{"raw_affiliation_string":"Electronics Laboratory, Physics Department, University of Patras, 26504, Rio Patras, GR, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024687676","display_name":"Costas Psychalinos","orcid":"https://orcid.org/0000-0002-0817-7228"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Costas Psychalinos","raw_affiliation_strings":["Electronics Laboratory, Physics Department, University of Patras, 26504, Rio Patras, GR, Greece"],"affiliations":[{"raw_affiliation_string":"Electronics Laboratory, Physics Department, University of Patras, 26504, Rio Patras, GR, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069997789","display_name":"Ahmed G. Radwan","orcid":"https://orcid.org/0000-0002-6119-8482"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]},{"id":"https://openalex.org/I57629906","display_name":"Nile University","ror":"https://ror.org/03cg7cp61","country_code":"EG","type":"education","lineage":["https://openalex.org/I57629906"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed G. Radwan","raw_affiliation_strings":["Department of Engineering Mathematics and Physics, Faculty of Engineering, Cairo University, Giza, 12613, Egypt","Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza, 12588, Egypt"],"affiliations":[{"raw_affiliation_string":"Department of Engineering Mathematics and Physics, Faculty of Engineering, Cairo University, Giza, 12613, Egypt","institution_ids":["https://openalex.org/I145487455"]},{"raw_affiliation_string":"Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza, 12588, Egypt","institution_ids":["https://openalex.org/I57629906"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039814573","display_name":"Ahmed S. Elwakil","orcid":"https://orcid.org/0000-0002-3972-5434"},"institutions":[{"id":"https://openalex.org/I29891158","display_name":"University of Sharjah","ror":"https://ror.org/00engpz63","country_code":"AE","type":"education","lineage":["https://openalex.org/I29891158"]},{"id":"https://openalex.org/I57629906","display_name":"Nile University","ror":"https://ror.org/03cg7cp61","country_code":"EG","type":"education","lineage":["https://openalex.org/I57629906"]}],"countries":["AE","EG"],"is_corresponding":false,"raw_author_name":"Ahmed S. Elwakil","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Sharjah, P. O. Box 27272, Sharjah, United Arab Emirates","Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza, 12588, Egypt"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Sharjah, P. O. Box 27272, Sharjah, United Arab Emirates","institution_ids":["https://openalex.org/I29891158"]},{"raw_affiliation_string":"Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza, 12588, Egypt","institution_ids":["https://openalex.org/I57629906"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5089855825"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":3.0493,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.91803708,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"37","issue":"7","first_page":"2694","last_page":"2713"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11081","display_name":"Advanced Control Systems Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11081","display_name":"Advanced Control Systems Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.741059422492981},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.7011260986328125},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5813573598861694},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.548223078250885},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5106940865516663},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4965527653694153},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48988932371139526},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47892555594444275},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4473768174648285},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41207653284072876},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3453217148780823},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.30014345049858093}],"concepts":[{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.741059422492981},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.7011260986328125},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5813573598861694},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.548223078250885},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5106940865516663},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4965527653694153},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48988932371139526},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47892555594444275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4473768174648285},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41207653284072876},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3453217148780823},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.30014345049858093},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-017-0697-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-017-0697-0","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6800000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1508506065","https://openalex.org/W1578560839","https://openalex.org/W1594128803","https://openalex.org/W1897068631","https://openalex.org/W1942554340","https://openalex.org/W2005010408","https://openalex.org/W2007422900","https://openalex.org/W2021523044","https://openalex.org/W2022947725","https://openalex.org/W2034630509","https://openalex.org/W2037770602","https://openalex.org/W2068959076","https://openalex.org/W2069373269","https://openalex.org/W2093891329","https://openalex.org/W2096742667","https://openalex.org/W2102291654","https://openalex.org/W2106432965","https://openalex.org/W2135383574","https://openalex.org/W2137585364","https://openalex.org/W2142141400","https://openalex.org/W2143270297","https://openalex.org/W2163511830","https://openalex.org/W2164758287","https://openalex.org/W2294239831","https://openalex.org/W2432099470","https://openalex.org/W2474315452","https://openalex.org/W2511172623","https://openalex.org/W2589251418","https://openalex.org/W2600910568","https://openalex.org/W2605750787","https://openalex.org/W2608199733","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W3200817179","https://openalex.org/W1960166976","https://openalex.org/W1992708211","https://openalex.org/W2380067098","https://openalex.org/W1548152478","https://openalex.org/W2789898315","https://openalex.org/W3013760104","https://openalex.org/W4386264909","https://openalex.org/W2229772108","https://openalex.org/W4391036621"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":8}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}