{"id":"https://openalex.org/W2751813293","doi":"https://doi.org/10.1007/s00034-017-0628-0","title":"Design and Analysis of Power Efficient Binary Content Addressable Memory (PEBCAM) Core Cells","display_name":"Design and Analysis of Power Efficient Binary Content Addressable Memory (PEBCAM) Core Cells","publication_year":2017,"publication_date":"2017-08-30","ids":{"openalex":"https://openalex.org/W2751813293","doi":"https://doi.org/10.1007/s00034-017-0628-0","mag":"2751813293"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-017-0628-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-017-0628-0","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068234821","display_name":"D. Jothi","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"D. Jothi","raw_affiliation_strings":["Department of Electronics and Communication Engineering, RMK Engineering College, Chennai, 601206, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, RMK Engineering College, Chennai, 601206, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102003864","display_name":"R. Sivakumar","orcid":"https://orcid.org/0000-0001-8486-7960"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Sivakumar","raw_affiliation_strings":["Department of Electronics and Communication Engineering, RMK Engineering College, Chennai, 601206, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, RMK Engineering College, Chennai, 601206, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068234821"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6177,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.85133566,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"37","issue":"4","first_page":"1422","last_page":"1451"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.8767927289009094},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.7032909989356995},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5399482250213623},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48234647512435913},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4608357548713684},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4228541851043701},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41940760612487793},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4079664647579193},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34347808361053467},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.336396187543869},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3284534811973572},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32462313771247864},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3175200819969177},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24174663424491882},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21452683210372925}],"concepts":[{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.8767927289009094},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.7032909989356995},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5399482250213623},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48234647512435913},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4608357548713684},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4228541851043701},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41940760612487793},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4079664647579193},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34347808361053467},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.336396187543869},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3284534811973572},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32462313771247864},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3175200819969177},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24174663424491882},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21452683210372925},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-017-0628-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-017-0628-0","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W96344662","https://openalex.org/W107915596","https://openalex.org/W1522844748","https://openalex.org/W1533091456","https://openalex.org/W1640136614","https://openalex.org/W1889611132","https://openalex.org/W1990734316","https://openalex.org/W1995265423","https://openalex.org/W2000119008","https://openalex.org/W2000300790","https://openalex.org/W2045383911","https://openalex.org/W2055611966","https://openalex.org/W2062143991","https://openalex.org/W2068933159","https://openalex.org/W2085952730","https://openalex.org/W2096059087","https://openalex.org/W2105946429","https://openalex.org/W2113970512","https://openalex.org/W2117207900","https://openalex.org/W2119512278","https://openalex.org/W2122984966","https://openalex.org/W2123607016","https://openalex.org/W2128146831","https://openalex.org/W2149054278","https://openalex.org/W2152094555","https://openalex.org/W2154200861","https://openalex.org/W2157471703","https://openalex.org/W2161567753","https://openalex.org/W2164937466","https://openalex.org/W2166098748","https://openalex.org/W2166795950","https://openalex.org/W2186246884","https://openalex.org/W2278860885","https://openalex.org/W2331815539","https://openalex.org/W2512868443","https://openalex.org/W2516103912","https://openalex.org/W3103704822","https://openalex.org/W4285719527","https://openalex.org/W6600388300"],"related_works":["https://openalex.org/W2580743037","https://openalex.org/W2965791759","https://openalex.org/W2988242922","https://openalex.org/W2147530955","https://openalex.org/W2042750210","https://openalex.org/W2008009631","https://openalex.org/W1521268501","https://openalex.org/W2156660390","https://openalex.org/W1966764473","https://openalex.org/W2542337934"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}