{"id":"https://openalex.org/W2546885168","doi":"https://doi.org/10.1007/s00034-016-0449-6","title":"Current-Mode FPAA with CMRR Elimination and Low Sensitivity to Mismatch","display_name":"Current-Mode FPAA with CMRR Elimination and Low Sensitivity to Mismatch","publication_year":2016,"publication_date":"2016-11-04","ids":{"openalex":"https://openalex.org/W2546885168","doi":"https://doi.org/10.1007/s00034-016-0449-6","mag":"2546885168"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-016-0449-6","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s00034-016-0449-6","pdf_url":"https://link.springer.com/content/pdf/10.1007%2Fs00034-016-0449-6.pdf","source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://link.springer.com/content/pdf/10.1007%2Fs00034-016-0449-6.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043647879","display_name":"Szymon Szcz\u0119sny","orcid":"https://orcid.org/0000-0002-8446-6769"},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Szymon Szcz\u0119sny","raw_affiliation_strings":["Faculty of Computing, Chair of Computer Engineering, Pozna\u0144 University of Technology, Piotrowo 3A Street, 61-138, Poznan, Poland"],"affiliations":[{"raw_affiliation_string":"Faculty of Computing, Chair of Computer Engineering, Pozna\u0144 University of Technology, Piotrowo 3A Street, 61-138, Poznan, Poland","institution_ids":["https://openalex.org/I46597724"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5043647879"],"corresponding_institution_ids":["https://openalex.org/I46597724"],"apc_list":null,"apc_paid":null,"fwci":1.0256,"has_fulltext":true,"cited_by_count":10,"citation_normalized_percentile":{"value":0.77135705,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"36","issue":"7","first_page":"2672","last_page":"2696"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.8762301206588745},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6212449669837952},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5803185701370239},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5369889736175537},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5279102921485901},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4587239921092987},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.4383620619773865},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.419761061668396},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.41659337282180786},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.41379010677337646},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.41354745626449585},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3860939145088196},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3002242147922516},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.29903504252433777},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.290729284286499},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2460944652557373},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.24054142832756042},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.20330685377120972},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1512351632118225},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1274372935295105},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10749870538711548}],"concepts":[{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.8762301206588745},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6212449669837952},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5803185701370239},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5369889736175537},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5279102921485901},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4587239921092987},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.4383620619773865},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.419761061668396},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.41659337282180786},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.41379010677337646},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.41354745626449585},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3860939145088196},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3002242147922516},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.29903504252433777},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.290729284286499},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2460944652557373},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.24054142832756042},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.20330685377120972},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1512351632118225},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1274372935295105},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10749870538711548},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-016-0449-6","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s00034-016-0449-6","pdf_url":"https://link.springer.com/content/pdf/10.1007%2Fs00034-016-0449-6.pdf","source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1007/s00034-016-0449-6","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s00034-016-0449-6","pdf_url":"https://link.springer.com/content/pdf/10.1007%2Fs00034-016-0449-6.pdf","source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2546885168.pdf","grobid_xml":"https://content.openalex.org/works/W2546885168.grobid-xml"},"referenced_works_count":56,"referenced_works":["https://openalex.org/W36204966","https://openalex.org/W115216132","https://openalex.org/W569179405","https://openalex.org/W604108060","https://openalex.org/W624131231","https://openalex.org/W1491000222","https://openalex.org/W1497354895","https://openalex.org/W1498643595","https://openalex.org/W1504986959","https://openalex.org/W1521260863","https://openalex.org/W1544057354","https://openalex.org/W1580934452","https://openalex.org/W1597620877","https://openalex.org/W1836666077","https://openalex.org/W1977976273","https://openalex.org/W1982141156","https://openalex.org/W1986558808","https://openalex.org/W1996605065","https://openalex.org/W1997958445","https://openalex.org/W2019467285","https://openalex.org/W2036963897","https://openalex.org/W2036980491","https://openalex.org/W2068633781","https://openalex.org/W2069322233","https://openalex.org/W2082164660","https://openalex.org/W2087279666","https://openalex.org/W2093478962","https://openalex.org/W2097566223","https://openalex.org/W2099265142","https://openalex.org/W2100038265","https://openalex.org/W2100756964","https://openalex.org/W2102542432","https://openalex.org/W2102736446","https://openalex.org/W2104794633","https://openalex.org/W2115388704","https://openalex.org/W2117381241","https://openalex.org/W2124459293","https://openalex.org/W2126811775","https://openalex.org/W2126996785","https://openalex.org/W2127382055","https://openalex.org/W2128637383","https://openalex.org/W2129474634","https://openalex.org/W2139520010","https://openalex.org/W2145183934","https://openalex.org/W2152710595","https://openalex.org/W2215975635","https://openalex.org/W2490038465","https://openalex.org/W2523746254","https://openalex.org/W2569168898","https://openalex.org/W2895284909","https://openalex.org/W3148507379","https://openalex.org/W4214520908","https://openalex.org/W4238782741","https://openalex.org/W4243788817","https://openalex.org/W4252251087","https://openalex.org/W6608280790"],"related_works":["https://openalex.org/W1601573060","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2153003296","https://openalex.org/W2184011203","https://openalex.org/W2760269718","https://openalex.org/W1584880491","https://openalex.org/W3191008160","https://openalex.org/W2157460163","https://openalex.org/W2133813997"],"abstract_inverted_index":{"This":[0],"article":[1,77],"introduces":[2],"a":[3,40,66,73,79,87,97,122,160,168],"current-mode":[4,83],"field-programmable":[5],"analog":[6,28],"array":[7,49,99,102,153],"(FPAA)":[8],"architecture":[9],"with":[10,113,129,136,144],"its":[11],"programming":[12],"methods.":[13],"The":[14,60,76,101,151],"biggest":[15],"benefit":[16],"of":[17,25,65,82,110,120],"the":[18,23,48,55,111,114],"proposed":[19],"approach":[20],"is":[21,35],"solving":[22],"problem":[24,81],"implementing":[26,121],"reconfigurable":[27,67],"circuits":[29],"in":[30,86,96,159],"modern":[31],"nanometre":[32],"technologies.":[33],"It":[34],"achieved":[36],"thanks":[37],"to":[38,46],"adopting":[39],"switched-current":[41],"(SI)":[42],"technique":[43],"which":[44],"allows":[45],"implement":[47],"using":[50,72],"transistors":[51],"based":[52],"only":[53],"on":[54,71,116],"standard":[56],"digital":[57],"CMOS":[58],"technology.":[59],"work":[61],"describes":[62],"an":[63,126],"implementation":[64],"current":[68],"mirror":[69],"basing":[70],"digital-to-analog":[74],"converter.":[75],"addresses":[78],"routing":[80],"modules":[84],"working":[85],"balanced":[88],"mode.":[89],"Author":[90],"proposes":[91],"methods":[92],"for":[93],"CMRR":[94],"compensation":[95],"huge":[98],"architecture.":[100],"was":[103],"programmed":[104],"taking":[105],"into":[106],"consideration":[107],"parasitic":[108],"elements":[109],"layout":[112],"emphasis":[115],"topography":[117],"mismatch.":[118],"Examples":[119],"10-bit":[123],"digital\u2013analog":[124],"converter,":[125],"elliptic":[127],"filter":[128],"SNR":[130],"$$\\,=\\,$$":[131,138,146],"40.42":[132],"dB,":[133],"2D-DCT":[134],"processor":[135],"PSNR":[137,145],"53.05":[139],"dB":[140,148],"and":[141],"RGB-to-YCrCb":[142],"converter":[143],"46.95":[147],"are":[149],"presented.":[150],"elaborated":[152],"can":[154,165],"be":[155],"used":[156],"as":[157,167],"IPcore":[158],"larger":[161],"mixed-signal":[162],"system":[163],"or":[164],"act":[166],"dedicated":[169],"circuit.":[170]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}