{"id":"https://openalex.org/W2482227301","doi":"https://doi.org/10.1007/s00034-016-0369-5","title":"Single Flip-Flop Driving Circuit for Glitch-Free NAND-Based Digitally Controlled Delay-Lines","display_name":"Single Flip-Flop Driving Circuit for Glitch-Free NAND-Based Digitally Controlled Delay-Lines","publication_year":2016,"publication_date":"2016-07-27","ids":{"openalex":"https://openalex.org/W2482227301","doi":"https://doi.org/10.1007/s00034-016-0369-5","mag":"2482227301"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-016-0369-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-016-0369-5","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018481178","display_name":"Davide De","orcid":"https://orcid.org/0000-0003-0204-0949"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Davide De Caro","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, University of Napoli Federico II, via Claudio, 21, 80125, Naples, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, University of Napoli Federico II, via Claudio, 21, 80125, Naples, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052622097","display_name":"Fabio Tessitore","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fabio Tessitore","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, University of Napoli Federico II, via Claudio, 21, 80125, Naples, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, University of Napoli Federico II, via Claudio, 21, 80125, Naples, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085102748","display_name":"Gianfranco Vai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianfranco Vai","raw_affiliation_strings":["STMicroelectronics, Milan, Cornaredo, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Milan, Cornaredo, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077773688","display_name":"G. Castellano","orcid":"https://orcid.org/0000-0002-1420-5977"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gerardo Castellano","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, University of Napoli Federico II, via Claudio, 21, 80125, Naples, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, University of Napoli Federico II, via Claudio, 21, 80125, Naples, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050933189","display_name":"Ettore Napoli","orcid":"https://orcid.org/0000-0002-6200-3990"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ettore Napoli","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, University of Napoli Federico II, via Claudio, 21, 80125, Naples, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, University of Napoli Federico II, via Claudio, 21, 80125, Naples, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040408894","display_name":"Nicola Petra","orcid":"https://orcid.org/0000-0001-7167-9530"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nicola Petra","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, University of Napoli Federico II, via Claudio, 21, 80125, Naples, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, University of Napoli Federico II, via Claudio, 21, 80125, Naples, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052019408","display_name":"Claudio Parrella","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Claudio Parrella","raw_affiliation_strings":["STMicroelectronics, Naples, Arzano, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Naples, Arzano, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058182656","display_name":"A.G.M. Strollo","orcid":"https://orcid.org/0000-0001-5737-1783"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Antonio G. M. Strollo","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, University of Napoli Federico II, via Claudio, 21, 80125, Naples, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, University of Napoli Federico II, via Claudio, 21, 80125, Naples, Italy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5018481178"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1863,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.57269169,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"36","issue":"4","first_page":"1341","last_page":"1360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.8702782392501831},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.6728008389472961},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6132854223251343},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5630790591239929},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5509719252586365},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.532252311706543},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.42486774921417236},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34438446164131165},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3092137575149536}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.8702782392501831},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.6728008389472961},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6132854223251343},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5630790591239929},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5509719252586365},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.532252311706543},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.42486774921417236},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34438446164131165},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3092137575149536}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-016-0369-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-016-0369-5","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1544882865","https://openalex.org/W1974668623","https://openalex.org/W1994301081","https://openalex.org/W2003471437","https://openalex.org/W2019230218","https://openalex.org/W2029916267","https://openalex.org/W2041072525","https://openalex.org/W2043037338","https://openalex.org/W2043061771","https://openalex.org/W2044230919","https://openalex.org/W2089395228","https://openalex.org/W2094980854","https://openalex.org/W2100452539","https://openalex.org/W2108185796","https://openalex.org/W2126227985","https://openalex.org/W2126801466","https://openalex.org/W2132334522","https://openalex.org/W2132604329","https://openalex.org/W2137120286","https://openalex.org/W2142324750","https://openalex.org/W2143738690","https://openalex.org/W2144259819","https://openalex.org/W2144572765","https://openalex.org/W2148375888","https://openalex.org/W2161700969","https://openalex.org/W2172451925","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2136637128","https://openalex.org/W2127298806","https://openalex.org/W2244232638","https://openalex.org/W2248920447","https://openalex.org/W1987908008","https://openalex.org/W2391604823","https://openalex.org/W2103400497","https://openalex.org/W1996743178","https://openalex.org/W2134806353","https://openalex.org/W3030069991"],"abstract_inverted_index":null,"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}