{"id":"https://openalex.org/W2028836842","doi":"https://doi.org/10.1007/s00034-014-9799-0","title":"Method for Designing Efficient Mixed Radix Multipliers","display_name":"Method for Designing Efficient Mixed Radix Multipliers","publication_year":2014,"publication_date":"2014-05-06","ids":{"openalex":"https://openalex.org/W2028836842","doi":"https://doi.org/10.1007/s00034-014-9799-0","mag":"2028836842"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-014-9799-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-014-9799-0","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110073108","display_name":"H\u00e9ctor Pettenghi","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"H. Pettenghi","raw_affiliation_strings":["INESC-ID, Rua Alves Redol, 9, 1000-029\u00a0, Lisboa, Portugal","INESC-ID, Lisboa, Portugal 1000-029#TAB#"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Rua Alves Redol, 9, 1000-029\u00a0, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"INESC-ID, Lisboa, Portugal 1000-029#TAB#","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078717814","display_name":"Frederico Pratas","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Pratas","raw_affiliation_strings":["Intel Barcelona Research Center (IBRC) - Intel Labs, Edifici Nexus II, Calle Jordi Girona 29 0D, 08034\u00a0, Barcelona, Spain","Intel Barcelona Research Center (IBRC) - Intel Labs, Barcelona, Spain 08034#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center (IBRC) - Intel Labs, Edifici Nexus II, Calle Jordi Girona 29 0D, 08034\u00a0, Barcelona, Spain","institution_ids":[]},{"raw_affiliation_string":"Intel Barcelona Research Center (IBRC) - Intel Labs, Barcelona, Spain 08034#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077537777","display_name":"Leonel Sousa","orcid":"https://orcid.org/0000-0002-8066-221X"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"L. Sousa","raw_affiliation_strings":["INESC-ID, Rua Alves Redol, 9, 1000-029\u00a0, Lisboa, Portugal","INESC-ID, Lisboa, Portugal 1000-029#TAB#"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Rua Alves Redol, 9, 1000-029\u00a0, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"INESC-ID, Lisboa, Portugal 1000-029#TAB#","institution_ids":["https://openalex.org/I121345201"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110073108"],"corresponding_institution_ids":["https://openalex.org/I121345201"],"apc_list":null,"apc_paid":null,"fwci":0.2127,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.59083802,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"33","issue":"10","first_page":"3165","last_page":"3193"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6820242404937744},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6263707876205444},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5937700867652893},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.577762246131897},{"id":"https://openalex.org/keywords/modulo","display_name":"Modulo","score":0.5381907224655151},{"id":"https://openalex.org/keywords/radix","display_name":"Radix (gastropod)","score":0.4812436103820801},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.41309165954589844},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3745878338813782},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.36586636304855347},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3459429144859314},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.16285830736160278}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6820242404937744},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6263707876205444},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5937700867652893},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.577762246131897},{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.5381907224655151},{"id":"https://openalex.org/C2779091547","wikidata":"https://www.wikidata.org/wiki/Q287565","display_name":"Radix (gastropod)","level":2,"score":0.4812436103820801},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.41309165954589844},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3745878338813782},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36586636304855347},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3459429144859314},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.16285830736160278},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-014-9799-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-014-9799-0","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W165339164","https://openalex.org/W1489433220","https://openalex.org/W1517157593","https://openalex.org/W1525515558","https://openalex.org/W1549203814","https://openalex.org/W1594843402","https://openalex.org/W1601793793","https://openalex.org/W1968070419","https://openalex.org/W1976295274","https://openalex.org/W1990458563","https://openalex.org/W2007698668","https://openalex.org/W2008730004","https://openalex.org/W2011347140","https://openalex.org/W2016066384","https://openalex.org/W2026445983","https://openalex.org/W2031715633","https://openalex.org/W2045365141","https://openalex.org/W2052363354","https://openalex.org/W2066078901","https://openalex.org/W2094158289","https://openalex.org/W2098734407","https://openalex.org/W2099108362","https://openalex.org/W2104859885","https://openalex.org/W2110979084","https://openalex.org/W2111683822","https://openalex.org/W2112940205","https://openalex.org/W2117651800","https://openalex.org/W2128615926","https://openalex.org/W2138484010","https://openalex.org/W2147902586","https://openalex.org/W2149258176","https://openalex.org/W2155095649","https://openalex.org/W2168702711","https://openalex.org/W2502035975","https://openalex.org/W2517775791","https://openalex.org/W2534136239","https://openalex.org/W6639636689"],"related_works":["https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W3196607417","https://openalex.org/W2013839957","https://openalex.org/W2070522125","https://openalex.org/W2511986722","https://openalex.org/W4281295723"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}