{"id":"https://openalex.org/W2122973695","doi":"https://doi.org/10.1007/s00034-013-9692-2","title":"High-Level Power Analysis for Intellectual Property-Based Digital Systems","display_name":"High-Level Power Analysis for Intellectual Property-Based Digital Systems","publication_year":2013,"publication_date":"2013-11-27","ids":{"openalex":"https://openalex.org/W2122973695","doi":"https://doi.org/10.1007/s00034-013-9692-2","mag":"2122973695"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-013-9692-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-013-9692-2","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016420095","display_name":"Yaseer Arafat Durrani","orcid":"https://orcid.org/0000-0002-6989-7990"},"institutions":[{"id":"https://openalex.org/I173207729","display_name":"University of Engineering and Technology Taxila","ror":"https://ror.org/03v00ka07","country_code":"PK","type":"education","lineage":["https://openalex.org/I173207729"]}],"countries":["PK"],"is_corresponding":true,"raw_author_name":"Yaseer Arafat Durrani","raw_affiliation_strings":["Electronic Engineering Department, University of Engineering & Technology, Taxila, 47050, Pakistan","Electronic Engineering Department, University of Engineering & Technology, Taxila, Pakistan"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, University of Engineering & Technology, Taxila, 47050, Pakistan","institution_ids":["https://openalex.org/I173207729"]},{"raw_affiliation_string":"Electronic Engineering Department, University of Engineering & Technology, Taxila, Pakistan","institution_ids":["https://openalex.org/I173207729"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050753004","display_name":"Teresa Riesgo Alcaide","orcid":null},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Teresa Riesgo Alcaide","raw_affiliation_strings":["Centro de Electr\u00f3nica Industrial, E.T.S.I. Industriales, Universidad Polit\u00e9cnica de Madrid, C/ Jos\u00e9 Guti\u00e9rrez Abascal 2, 28006, Madrid, Spain","Centro de Electr\u00f3nica Industrial, E.T.S.I. Industriales, Universidad Polit\u00e9cnica de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Centro de Electr\u00f3nica Industrial, E.T.S.I. Industriales, Universidad Polit\u00e9cnica de Madrid, C/ Jos\u00e9 Guti\u00e9rrez Abascal 2, 28006, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]},{"raw_affiliation_string":"Centro de Electr\u00f3nica Industrial, E.T.S.I. Industriales, Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016420095"],"corresponding_institution_ids":["https://openalex.org/I173207729"],"apc_list":null,"apc_paid":null,"fwci":1.2013,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.82394386,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"33","issue":"4","first_page":"1035","last_page":"1051"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6547282934188843},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6313430666923523},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5144453644752502},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4331305921077728},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42610353231430054},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3548504114151001},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34469759464263916},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18338289856910706},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09044107794761658}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6547282934188843},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6313430666923523},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5144453644752502},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4331305921077728},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42610353231430054},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3548504114151001},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34469759464263916},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18338289856910706},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09044107794761658},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-013-9692-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-013-9692-2","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1890319474","https://openalex.org/W1980234071","https://openalex.org/W1997182928","https://openalex.org/W2073692204","https://openalex.org/W2079102455","https://openalex.org/W2080498121","https://openalex.org/W2108324280","https://openalex.org/W2112318217","https://openalex.org/W2128438297","https://openalex.org/W2132446339","https://openalex.org/W2137256406","https://openalex.org/W2138689074","https://openalex.org/W2140978357","https://openalex.org/W2147303826","https://openalex.org/W2152887717","https://openalex.org/W2163881957","https://openalex.org/W2164875860","https://openalex.org/W2165212115","https://openalex.org/W6602670149"],"related_works":["https://openalex.org/W2030816003","https://openalex.org/W4239992647","https://openalex.org/W2150013480","https://openalex.org/W1554458299","https://openalex.org/W2076325756","https://openalex.org/W81423522","https://openalex.org/W1509860481","https://openalex.org/W2488264085","https://openalex.org/W4386206750","https://openalex.org/W2365454866"],"abstract_inverted_index":null,"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}