{"id":"https://openalex.org/W1968064324","doi":"https://doi.org/10.1007/s00034-013-9584-5","title":"Analysis of DLL Jitter due to Voltage-Controlled Delay Line","display_name":"Analysis of DLL Jitter due to Voltage-Controlled Delay Line","publication_year":2013,"publication_date":"2013-04-10","ids":{"openalex":"https://openalex.org/W1968064324","doi":"https://doi.org/10.1007/s00034-013-9584-5","mag":"1968064324"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-013-9584-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-013-9584-5","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053573476","display_name":"Mohammad Gholami","orcid":"https://orcid.org/0000-0003-4696-5900"},"institutions":[{"id":"https://openalex.org/I186365177","display_name":"Institute of Technology of Cambodia","ror":"https://ror.org/054z67s11","country_code":"KH","type":"education","lineage":["https://openalex.org/I186365177"]},{"id":"https://openalex.org/I70876197","display_name":"Babol University of Medical Sciences","ror":"https://ror.org/02r5cmz65","country_code":"IR","type":"education","lineage":["https://openalex.org/I70876197"]}],"countries":["IR","KH"],"is_corresponding":true,"raw_author_name":"Mohammad Gholami","raw_affiliation_strings":["Electrical Engineering Department, Babol University of Technology, Babol, Iran","Babol University of Technology"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Babol University of Technology, Babol, Iran","institution_ids":["https://openalex.org/I70876197"]},{"raw_affiliation_string":"Babol University of Technology","institution_ids":["https://openalex.org/I70876197","https://openalex.org/I186365177"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071981751","display_name":"Gholamreza Ardeshir","orcid":"https://orcid.org/0000-0002-2154-1514"},"institutions":[{"id":"https://openalex.org/I70876197","display_name":"Babol University of Medical Sciences","ror":"https://ror.org/02r5cmz65","country_code":"IR","type":"education","lineage":["https://openalex.org/I70876197"]},{"id":"https://openalex.org/I186365177","display_name":"Institute of Technology of Cambodia","ror":"https://ror.org/054z67s11","country_code":"KH","type":"education","lineage":["https://openalex.org/I186365177"]}],"countries":["IR","KH"],"is_corresponding":false,"raw_author_name":"Gholamreza Ardeshir","raw_affiliation_strings":["Electrical Engineering Department, Babol University of Technology, Babol, Iran","Babol University of Technology"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Babol University of Technology, Babol, Iran","institution_ids":["https://openalex.org/I70876197"]},{"raw_affiliation_string":"Babol University of Technology","institution_ids":["https://openalex.org/I70876197","https://openalex.org/I186365177"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5053573476"],"corresponding_institution_ids":["https://openalex.org/I186365177","https://openalex.org/I70876197"],"apc_list":null,"apc_paid":null,"fwci":0.961,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.77446447,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"32","issue":"5","first_page":"2119","last_page":"2135"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9801119565963745},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.6233537793159485},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5780879259109497},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5290310382843018},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5107934474945068},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.42123767733573914},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40766453742980957},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3997359275817871},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1936366856098175},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14572036266326904},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13840720057487488},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.12896937131881714},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1022079586982727}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9801119565963745},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.6233537793159485},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5780879259109497},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5290310382843018},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5107934474945068},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.42123767733573914},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40766453742980957},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3997359275817871},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1936366856098175},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14572036266326904},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13840720057487488},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.12896937131881714},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1022079586982727},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-013-9584-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-013-9584-5","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1585651733","https://openalex.org/W1968931272","https://openalex.org/W1970055011","https://openalex.org/W1995161781","https://openalex.org/W2001078510","https://openalex.org/W2011547154","https://openalex.org/W2011883403","https://openalex.org/W2027634456","https://openalex.org/W2045749211","https://openalex.org/W2057240801","https://openalex.org/W2057298299","https://openalex.org/W2077408005","https://openalex.org/W2097595293","https://openalex.org/W2111894524","https://openalex.org/W2114953806","https://openalex.org/W2135237080","https://openalex.org/W2144426497","https://openalex.org/W2152983061","https://openalex.org/W2160173333","https://openalex.org/W2178488007","https://openalex.org/W2565337129","https://openalex.org/W2735143923","https://openalex.org/W3142526730","https://openalex.org/W4298064752","https://openalex.org/W6604043252","https://openalex.org/W6811067821"],"related_works":["https://openalex.org/W1968064324","https://openalex.org/W1550227479","https://openalex.org/W2021301020","https://openalex.org/W4293055656","https://openalex.org/W2018125224","https://openalex.org/W3136073895","https://openalex.org/W1940835417","https://openalex.org/W2369998856","https://openalex.org/W4387431574","https://openalex.org/W2518227030"],"abstract_inverted_index":null,"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}