{"id":"https://openalex.org/W1985861549","doi":"https://doi.org/10.1007/s00034-011-9280-2","title":"A Low-Power 5-Gb/s Current-Mode LVDS Output Driver and Receiver with Active Termination","display_name":"A Low-Power 5-Gb/s Current-Mode LVDS Output Driver and Receiver with Active Termination","publication_year":2011,"publication_date":"2011-03-02","ids":{"openalex":"https://openalex.org/W1985861549","doi":"https://doi.org/10.1007/s00034-011-9280-2","mag":"1985861549"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-011-9280-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-011-9280-2","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068595559","display_name":"P. Vijaya Sankara Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"P. Vijaya Sankara Rao","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, 721302, India","Indian Institute of Technology","International Institute of Information Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, 721302, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Indian Institute of Technology","institution_ids":[]},{"raw_affiliation_string":"International Institute of Information Technology","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000682696","display_name":"Nachiket Desai","orcid":"https://orcid.org/0000-0002-6795-6440"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]},{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nachiket Desai","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, 721302, India","Indian Institute of technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, 721302, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Indian Institute of technology","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109378297","display_name":"Pradip Mandal","orcid":"https://orcid.org/0000-0002-3767-7299"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]},{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pradip Mandal","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, 721302, India","Indian Institute of technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, 721302, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Indian Institute of technology","institution_ids":["https://openalex.org/I64295750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5068595559"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.5406,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69249985,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"31","issue":"1","first_page":"31","last_page":"49"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/output-impedance","display_name":"Output impedance","score":0.5818208456039429},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5724928975105286},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5049923062324524},{"id":"https://openalex.org/keywords/driver-circuit","display_name":"Driver circuit","score":0.48973584175109863},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4731650948524475},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4620401859283447},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.45556095242500305},{"id":"https://openalex.org/keywords/current-mirror","display_name":"Current mirror","score":0.45379364490509033},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4304807186126709},{"id":"https://openalex.org/keywords/current-source","display_name":"Current source","score":0.4299914538860321},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.4270973205566406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3503792881965637},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12260133028030396}],"concepts":[{"id":"https://openalex.org/C58112919","wikidata":"https://www.wikidata.org/wiki/Q631203","display_name":"Output impedance","level":3,"score":0.5818208456039429},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5724928975105286},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5049923062324524},{"id":"https://openalex.org/C183848499","wikidata":"https://www.wikidata.org/wiki/Q4167572","display_name":"Driver circuit","level":3,"score":0.48973584175109863},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4731650948524475},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4620401859283447},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.45556095242500305},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.45379364490509033},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4304807186126709},{"id":"https://openalex.org/C2781331714","wikidata":"https://www.wikidata.org/wiki/Q1163768","display_name":"Current source","level":3,"score":0.4299914538860321},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.4270973205566406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3503792881965637},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12260133028030396},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-011-9280-2","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-011-9280-2","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W575517596","https://openalex.org/W1536945048","https://openalex.org/W1544623790","https://openalex.org/W1551927311","https://openalex.org/W1963587303","https://openalex.org/W1963644100","https://openalex.org/W1998662530","https://openalex.org/W2016099304","https://openalex.org/W2034525900","https://openalex.org/W2042149380","https://openalex.org/W2085110757","https://openalex.org/W2088147802","https://openalex.org/W2099535384","https://openalex.org/W2103845095","https://openalex.org/W2108034570","https://openalex.org/W2119020055","https://openalex.org/W2141508815","https://openalex.org/W2488159282","https://openalex.org/W2538671418","https://openalex.org/W6764780795"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2969178214","https://openalex.org/W2579680988","https://openalex.org/W2132365597","https://openalex.org/W2105388726","https://openalex.org/W2139774918","https://openalex.org/W2077597155","https://openalex.org/W2118779953","https://openalex.org/W2354549845","https://openalex.org/W1919124386"],"abstract_inverted_index":null,"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}