{"id":"https://openalex.org/W1994446366","doi":"https://doi.org/10.1007/s00034-009-9096-5","title":"The Combinational and Sequential Adiabatic Circuit Design and Its Applications","display_name":"The Combinational and Sequential Adiabatic Circuit Design and Its Applications","publication_year":2009,"publication_date":"2009-03-20","ids":{"openalex":"https://openalex.org/W1994446366","doi":"https://doi.org/10.1007/s00034-009-9096-5","mag":"1994446366"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-009-9096-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-009-9096-5","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067006837","display_name":"Sompong Wisetphanichkij","orcid":null},"institutions":[{"id":"https://openalex.org/I91538806","display_name":"King Mongkut's Institute of Technology Ladkrabang","ror":"https://ror.org/055mf0v62","country_code":"TH","type":"education","lineage":["https://openalex.org/I91538806"]}],"countries":["TH"],"is_corresponding":true,"raw_author_name":"Sompong Wisetphanichkij","raw_affiliation_strings":["Department of Telecommunication Engineering, Faculty of Engineering, King Mongkut\u2019s Institute of Technology Ladkrabang, Bangkok, 10520, Thailand","Department of Telecommunication Engineering, Faculty of Engineering, King Mongkut's Institute of Technology Ladkrabang, Bangkok, Thailand 10520#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Telecommunication Engineering, Faculty of Engineering, King Mongkut\u2019s Institute of Technology Ladkrabang, Bangkok, 10520, Thailand","institution_ids":["https://openalex.org/I91538806"]},{"raw_affiliation_string":"Department of Telecommunication Engineering, Faculty of Engineering, King Mongkut's Institute of Technology Ladkrabang, Bangkok, Thailand 10520#TAB#","institution_ids":["https://openalex.org/I91538806"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111380880","display_name":"Kobchai Dejhan","orcid":null},"institutions":[{"id":"https://openalex.org/I91538806","display_name":"King Mongkut's Institute of Technology Ladkrabang","ror":"https://ror.org/055mf0v62","country_code":"TH","type":"education","lineage":["https://openalex.org/I91538806"]}],"countries":["TH"],"is_corresponding":false,"raw_author_name":"Kobchai Dejhan","raw_affiliation_strings":["Department of Telecommunication Engineering, Faculty of Engineering, King Mongkut\u2019s Institute of Technology Ladkrabang, Bangkok, 10520, Thailand","Department of Telecommunication Engineering, Faculty of Engineering, King Mongkut's Institute of Technology Ladkrabang, Bangkok, Thailand 10520#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Telecommunication Engineering, Faculty of Engineering, King Mongkut\u2019s Institute of Technology Ladkrabang, Bangkok, 10520, Thailand","institution_ids":["https://openalex.org/I91538806"]},{"raw_affiliation_string":"Department of Telecommunication Engineering, Faculty of Engineering, King Mongkut's Institute of Technology Ladkrabang, Bangkok, Thailand 10520#TAB#","institution_ids":["https://openalex.org/I91538806"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5067006837"],"corresponding_institution_ids":["https://openalex.org/I91538806"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.07363427,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"28","issue":"4","first_page":"523","last_page":"534"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.7735137343406677},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5915290117263794},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5405434966087341},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5284319519996643},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5141201615333557},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49612554907798767},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.48277774453163147},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.468497097492218},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.46673688292503357},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4502998888492584},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4443429708480835},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4252774715423584},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.40248408913612366},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.386902779340744},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3604499101638794},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3174899220466614},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.30571049451828003},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29346737265586853},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23972773551940918}],"concepts":[{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.7735137343406677},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5915290117263794},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5405434966087341},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5284319519996643},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5141201615333557},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49612554907798767},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.48277774453163147},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.468497097492218},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.46673688292503357},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4502998888492584},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4443429708480835},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4252774715423584},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.40248408913612366},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.386902779340744},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3604499101638794},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3174899220466614},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.30571049451828003},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29346737265586853},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23972773551940918}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-009-9096-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-009-9096-5","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4399999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1500767394","https://openalex.org/W1899845814","https://openalex.org/W1995245532","https://openalex.org/W2015853231","https://openalex.org/W2016255814","https://openalex.org/W2027124245","https://openalex.org/W2059568891","https://openalex.org/W2100080062","https://openalex.org/W2103704097","https://openalex.org/W2105946429","https://openalex.org/W2121274992","https://openalex.org/W2122984966","https://openalex.org/W2129878502","https://openalex.org/W2130276697","https://openalex.org/W2138308719","https://openalex.org/W2147530955","https://openalex.org/W2149548477","https://openalex.org/W2150845439","https://openalex.org/W2157784719","https://openalex.org/W2158759727","https://openalex.org/W2164937466","https://openalex.org/W2170191597","https://openalex.org/W2343239833","https://openalex.org/W2537345777","https://openalex.org/W2538252339","https://openalex.org/W6600179900","https://openalex.org/W6600612351","https://openalex.org/W6602985286"],"related_works":["https://openalex.org/W2384756109","https://openalex.org/W364924225","https://openalex.org/W4386292891","https://openalex.org/W2237508561","https://openalex.org/W1993985975","https://openalex.org/W4312516786","https://openalex.org/W142020038","https://openalex.org/W2373248727","https://openalex.org/W2377749234","https://openalex.org/W3080459857"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}