{"id":"https://openalex.org/W1578265485","doi":"https://doi.org/10.1007/bfb0095334","title":"Parallel test pattern generation using circuit partitioning in a shared-memory multiprocessor","display_name":"Parallel test pattern generation using circuit partitioning in a shared-memory multiprocessor","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W1578265485","doi":"https://doi.org/10.1007/bfb0095334","mag":"1578265485"},"language":"en","primary_location":{"id":"doi:10.1007/bfb0095334","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bfb0095334","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015164752","display_name":"C. Gil","orcid":"https://orcid.org/0000-0001-8663-8395"},"institutions":[{"id":"https://openalex.org/I52354020","display_name":"University of Almer\u00eda","ror":"https://ror.org/003d3xx08","country_code":"ES","type":"education","lineage":["https://openalex.org/I52354020"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Consolaci\u00f3n Gil","raw_affiliation_strings":["Dept. de Arquitectura de Computadores y Electr\u00f3nica, Universidad de Almer\u00e1, Almer\u00eda, Spain","Universidad de Almer\u00e1"],"affiliations":[{"raw_affiliation_string":"Dept. de Arquitectura de Computadores y Electr\u00f3nica, Universidad de Almer\u00e1, Almer\u00eda, Spain","institution_ids":["https://openalex.org/I52354020"]},{"raw_affiliation_string":"Universidad de Almer\u00e1","institution_ids":["https://openalex.org/I52354020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048434210","display_name":"Julio Ortega","orcid":"https://orcid.org/0000-0002-2998-220X"},"institutions":[{"id":"https://openalex.org/I173304897","display_name":"Universidad de Granada","ror":"https://ror.org/04njjy449","country_code":"ES","type":"education","lineage":["https://openalex.org/I173304897"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Julio Ortega","raw_affiliation_strings":["Dept. de Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Granada, Granada, Spain","Universidad de Granada"],"affiliations":[{"raw_affiliation_string":"Dept. de Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Granada, Granada, Spain","institution_ids":["https://openalex.org/I173304897"]},{"raw_affiliation_string":"Universidad de Granada","institution_ids":["https://openalex.org/I173304897"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111463791","display_name":"Jos\u00e9 Luis Bernier","orcid":null},"institutions":[{"id":"https://openalex.org/I173304897","display_name":"Universidad de Granada","ror":"https://ror.org/04njjy449","country_code":"ES","type":"education","lineage":["https://openalex.org/I173304897"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Luis Bernier","raw_affiliation_strings":["Dept. de Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Granada, Granada, Spain","Universidad de Granada"],"affiliations":[{"raw_affiliation_string":"Dept. de Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Granada, Granada, Spain","institution_ids":["https://openalex.org/I173304897"]},{"raw_affiliation_string":"Universidad de Granada","institution_ids":["https://openalex.org/I173304897"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113498244","display_name":"Maria Dolores Gil","orcid":null},"institutions":[{"id":"https://openalex.org/I52354020","display_name":"University of Almer\u00eda","ror":"https://ror.org/003d3xx08","country_code":"ES","type":"education","lineage":["https://openalex.org/I52354020"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Maria Dolores Gil","raw_affiliation_strings":["Dept. de Arquitectura de Computadores y Electr\u00f3nica, Universidad de Almer\u00e1, Almer\u00eda, Spain","Universidad de Almer\u00e1"],"affiliations":[{"raw_affiliation_string":"Dept. de Arquitectura de Computadores y Electr\u00f3nica, Universidad de Almer\u00e1, Almer\u00eda, Spain","institution_ids":["https://openalex.org/I52354020"]},{"raw_affiliation_string":"Universidad de Almer\u00e1","institution_ids":["https://openalex.org/I52354020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5015164752"],"corresponding_institution_ids":["https://openalex.org/I52354020"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.19895969,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"167","last_page":"171"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8882460594177246},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7699939012527466},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7088475227355957},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5632475018501282},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4804772436618805},{"id":"https://openalex.org/keywords/parallel-algorithm","display_name":"Parallel algorithm","score":0.4176490604877472},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38365256786346436},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3191593289375305}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8882460594177246},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7699939012527466},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7088475227355957},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5632475018501282},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4804772436618805},{"id":"https://openalex.org/C120373497","wikidata":"https://www.wikidata.org/wiki/Q1087987","display_name":"Parallel algorithm","level":2,"score":0.4176490604877472},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38365256786346436},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3191593289375305},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bfb0095334","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bfb0095334","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W65116299","https://openalex.org/W157747481","https://openalex.org/W1970390910","https://openalex.org/W1994131066","https://openalex.org/W2125029377","https://openalex.org/W2132744626","https://openalex.org/W2134578911","https://openalex.org/W2147760132","https://openalex.org/W2149107969","https://openalex.org/W2167214951","https://openalex.org/W2914309308"],"related_works":["https://openalex.org/W1975289146","https://openalex.org/W2283291034","https://openalex.org/W2361108168","https://openalex.org/W2371326151","https://openalex.org/W2051367001","https://openalex.org/W2031223288","https://openalex.org/W2087240539","https://openalex.org/W2796521923","https://openalex.org/W95651076","https://openalex.org/W2770163697"],"abstract_inverted_index":null,"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}