{"id":"https://openalex.org/W1494173527","doi":"https://doi.org/10.1007/bfb0057611","title":"Synthesis of synchronous sequential logic circuits from partial input/output sequences","display_name":"Synthesis of synchronous sequential logic circuits from partial input/output sequences","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W1494173527","doi":"https://doi.org/10.1007/bfb0057611","mag":"1494173527"},"language":"en","primary_location":{"id":"doi:10.1007/bfb0057611","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bfb0057611","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064237338","display_name":"Chaiyasit Manovit","orcid":null},"institutions":[{"id":"https://openalex.org/I158708052","display_name":"Chulalongkorn University","ror":"https://ror.org/028wp3y58","country_code":"TH","type":"education","lineage":["https://openalex.org/I158708052"]}],"countries":["TH"],"is_corresponding":true,"raw_author_name":"Chaiyasit Manovit","raw_affiliation_strings":["Department of Computer Engineering, Faculty of Engineering, Chulalongkorn University, 10330, Bangkok, Thailand","Chulalongkorn University"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Faculty of Engineering, Chulalongkorn University, 10330, Bangkok, Thailand","institution_ids":["https://openalex.org/I158708052"]},{"raw_affiliation_string":"Chulalongkorn University","institution_ids":["https://openalex.org/I158708052"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036896389","display_name":"Chatchawit Aporntewan","orcid":"https://orcid.org/0000-0001-7290-8286"},"institutions":[{"id":"https://openalex.org/I158708052","display_name":"Chulalongkorn University","ror":"https://ror.org/028wp3y58","country_code":"TH","type":"education","lineage":["https://openalex.org/I158708052"]}],"countries":["TH"],"is_corresponding":false,"raw_author_name":"Chatchawit Aporntewan","raw_affiliation_strings":["Department of Computer Engineering, Faculty of Engineering, Chulalongkorn University, 10330, Bangkok, Thailand","Chulalongkorn University"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Faculty of Engineering, Chulalongkorn University, 10330, Bangkok, Thailand","institution_ids":["https://openalex.org/I158708052"]},{"raw_affiliation_string":"Chulalongkorn University","institution_ids":["https://openalex.org/I158708052"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047981471","display_name":"Prabhas Chongstitvatana","orcid":null},"institutions":[{"id":"https://openalex.org/I158708052","display_name":"Chulalongkorn University","ror":"https://ror.org/028wp3y58","country_code":"TH","type":"education","lineage":["https://openalex.org/I158708052"]}],"countries":["TH"],"is_corresponding":false,"raw_author_name":"Prabhas Chongstitvatana","raw_affiliation_strings":["Department of Computer Engineering, Faculty of Engineering, Chulalongkorn University, 10330, Bangkok, Thailand","Chulalongkorn University"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Faculty of Engineering, Chulalongkorn University, 10330, Bangkok, Thailand","institution_ids":["https://openalex.org/I158708052"]},{"raw_affiliation_string":"Chulalongkorn University","institution_ids":["https://openalex.org/I158708052"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064237338"],"corresponding_institution_ids":["https://openalex.org/I158708052"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":6.4167,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.9574161,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"98","last_page":"105"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7445643544197083},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.7085175514221191},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5308219790458679},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5117835402488708},{"id":"https://openalex.org/keywords/modulo","display_name":"Modulo","score":0.4671339988708496},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4659579396247864},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4659263789653778},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4657711982727051},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45572322607040405},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.45226210355758667},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4418160021305084},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41840100288391113},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.37031012773513794},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.20501676201820374},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17377281188964844},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1490236520767212},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06903329491615295},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06865417957305908}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7445643544197083},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.7085175514221191},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5308219790458679},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5117835402488708},{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.4671339988708496},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4659579396247864},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4659263789653778},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4657711982727051},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45572322607040405},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.45226210355758667},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4418160021305084},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41840100288391113},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.37031012773513794},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.20501676201820374},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17377281188964844},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1490236520767212},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06903329491615295},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06865417957305908},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bfb0057611","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bfb0057611","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W78189196","https://openalex.org/W1497256448","https://openalex.org/W1515958087","https://openalex.org/W1634156266","https://openalex.org/W1639032689","https://openalex.org/W1659842140","https://openalex.org/W1734028302","https://openalex.org/W1879281873","https://openalex.org/W1906636822","https://openalex.org/W2095978326","https://openalex.org/W2156728410","https://openalex.org/W2493048666","https://openalex.org/W2751862591","https://openalex.org/W2913578389"],"related_works":["https://openalex.org/W2384756109","https://openalex.org/W2358223609","https://openalex.org/W1939541994","https://openalex.org/W2535130387","https://openalex.org/W4240239975","https://openalex.org/W4214585722","https://openalex.org/W2021934043","https://openalex.org/W1592424226","https://openalex.org/W818963952","https://openalex.org/W2101877870"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}