{"id":"https://openalex.org/W2140245914","doi":"https://doi.org/10.1007/bfb0055239","title":"CAD system for ASM and FSM synthesis","display_name":"CAD system for ASM and FSM synthesis","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2140245914","doi":"https://doi.org/10.1007/bfb0055239","mag":"2140245914"},"language":"en","primary_location":{"id":"doi:10.1007/bfb0055239","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bfb0055239","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083574075","display_name":"Samary Baranov","orcid":null},"institutions":[{"id":"https://openalex.org/I157943965","display_name":"Holon Institute of Technology","ror":"https://ror.org/02prqh017","country_code":"IL","type":"education","lineage":["https://openalex.org/I157943965"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Samary Baranov","raw_affiliation_strings":["Computer System Department, Center for technological Education Holon, Holon, Israel","Center for technological Education Holon"],"affiliations":[{"raw_affiliation_string":"Computer System Department, Center for technological Education Holon, Holon, Israel","institution_ids":["https://openalex.org/I157943965"]},{"raw_affiliation_string":"Center for technological Education Holon","institution_ids":["https://openalex.org/I157943965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5083574075"],"corresponding_institution_ids":["https://openalex.org/I157943965"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.23709852,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"119","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.967199981212616,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.967199981212616,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9472000002861023,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9229000210762024,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.774964451789856},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.6765902638435364},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6093541383743286},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5445151925086975},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5351470708847046},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5191335082054138},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5072659850120544},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4879598021507263},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4774344861507416},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4505617022514343},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.42855706810951233},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.41099706292152405},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4095180332660675},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3968403935432434},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3905339539051056},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3522433638572693},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32559993863105774},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13580498099327087},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10049167275428772},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08067864179611206},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07884806394577026}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.774964451789856},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.6765902638435364},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6093541383743286},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5445151925086975},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5351470708847046},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5191335082054138},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5072659850120544},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4879598021507263},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4774344861507416},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4505617022514343},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.42855706810951233},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.41099706292152405},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4095180332660675},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3968403935432434},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3905339539051056},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3522433638572693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32559993863105774},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13580498099327087},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10049167275428772},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08067864179611206},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07884806394577026},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bfb0055239","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bfb0055239","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1489025655","https://openalex.org/W2054557384","https://openalex.org/W2159830106","https://openalex.org/W4213095369"],"related_works":["https://openalex.org/W2188166871","https://openalex.org/W2386022279","https://openalex.org/W2101877870","https://openalex.org/W2045651232","https://openalex.org/W2108229542","https://openalex.org/W3148292035","https://openalex.org/W3129977055","https://openalex.org/W2113700423","https://openalex.org/W2370649629","https://openalex.org/W2362510906"],"abstract_inverted_index":null,"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}