{"id":"https://openalex.org/W1514237246","doi":"https://doi.org/10.1007/bfb0055235","title":"An optimized design flow for fast FPGA-based rapid prototyping","display_name":"An optimized design flow for fast FPGA-based rapid prototyping","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W1514237246","doi":"https://doi.org/10.1007/bfb0055235","mag":"1514237246"},"language":"en","primary_location":{"id":"doi:10.1007/bfb0055235","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bfb0055235","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066742525","display_name":"J. Stohmann","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]},{"id":"https://openalex.org/I52768194","display_name":"Hanover College","ror":"https://ror.org/00vc14296","country_code":"US","type":"education","lineage":["https://openalex.org/I52768194"]}],"countries":["DE","US"],"is_corresponding":true,"raw_author_name":"J\u00f6rn Stohmann","raw_affiliation_strings":["Institute of Microelectronic Systems, University of Hanover, Callinstr. 34, D-30167, Hanover, Germany","University of Hanover"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, University of Hanover, Callinstr. 34, D-30167, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"University of Hanover","institution_ids":["https://openalex.org/I52768194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014902482","display_name":"Klaus Harbich","orcid":null},"institutions":[{"id":"https://openalex.org/I52768194","display_name":"Hanover College","ror":"https://ror.org/00vc14296","country_code":"US","type":"education","lineage":["https://openalex.org/I52768194"]},{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"Klaus Harbich","raw_affiliation_strings":["Institute of Microelectronic Systems, University of Hanover, Callinstr. 34, D-30167, Hanover, Germany","University of Hanover"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, University of Hanover, Callinstr. 34, D-30167, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"University of Hanover","institution_ids":["https://openalex.org/I52768194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010238994","display_name":"Markus Olbrich","orcid":"https://orcid.org/0000-0001-9851-5982"},"institutions":[{"id":"https://openalex.org/I52768194","display_name":"Hanover College","ror":"https://ror.org/00vc14296","country_code":"US","type":"education","lineage":["https://openalex.org/I52768194"]},{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"Markus Olbrich","raw_affiliation_strings":["Institute of Microelectronic Systems, University of Hanover, Callinstr. 34, D-30167, Hanover, Germany","University of Hanover"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, University of Hanover, Callinstr. 34, D-30167, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"University of Hanover","institution_ids":["https://openalex.org/I52768194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057367287","display_name":"Erich Barke","orcid":"https://orcid.org/0000-0001-5744-2940"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]},{"id":"https://openalex.org/I52768194","display_name":"Hanover College","ror":"https://ror.org/00vc14296","country_code":"US","type":"education","lineage":["https://openalex.org/I52768194"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"Erich Barke","raw_affiliation_strings":["Institute of Microelectronic Systems, University of Hanover, Callinstr. 34, D-30167, Hanover, Germany","University of Hanover"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, University of Hanover, Callinstr. 34, D-30167, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"University of Hanover","institution_ids":["https://openalex.org/I52768194"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5066742525"],"corresponding_institution_ids":["https://openalex.org/I114112103","https://openalex.org/I52768194"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":1.2777,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.75682705,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"79","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8556658625602722},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.813637375831604},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8075945377349854},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.6882126927375793},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6383847594261169},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5667616724967957},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5203123092651367},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.519236147403717},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45736557245254517},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.45247215032577515},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.44209566712379456},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.42672795057296753},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4249376654624939},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4168471693992615},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3802354037761688},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1283600926399231},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.12705346941947937},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11533811688423157},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.07100778818130493}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8556658625602722},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.813637375831604},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8075945377349854},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.6882126927375793},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6383847594261169},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5667616724967957},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5203123092651367},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.519236147403717},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45736557245254517},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.45247215032577515},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.44209566712379456},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.42672795057296753},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4249376654624939},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4168471693992615},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3802354037761688},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1283600926399231},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.12705346941947937},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11533811688423157},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.07100778818130493},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/bfb0055235","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bfb0055235","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.52.8279","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.52.8279","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ims.uni-hannover.de/~harbich/public/paper/fpl98.ps.gz","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W24603911","https://openalex.org/W1518207127","https://openalex.org/W1980330637","https://openalex.org/W1999801210","https://openalex.org/W2017715965","https://openalex.org/W2058935377","https://openalex.org/W2072740520","https://openalex.org/W2086629796","https://openalex.org/W2100611186","https://openalex.org/W2105380069","https://openalex.org/W2105715355","https://openalex.org/W2108914609","https://openalex.org/W2109918961","https://openalex.org/W2113275738","https://openalex.org/W2115309416","https://openalex.org/W2123653663","https://openalex.org/W2127780907","https://openalex.org/W2135482679","https://openalex.org/W2135522683","https://openalex.org/W2145374351","https://openalex.org/W2167328871","https://openalex.org/W2294010086","https://openalex.org/W2769763223","https://openalex.org/W4254806666","https://openalex.org/W6664880726","https://openalex.org/W6676876289"],"related_works":["https://openalex.org/W4245901115","https://openalex.org/W2535403365","https://openalex.org/W1486911645","https://openalex.org/W2543290882","https://openalex.org/W1716153929","https://openalex.org/W4247760676","https://openalex.org/W2091330445","https://openalex.org/W2476941693","https://openalex.org/W2035871485","https://openalex.org/W3216272898"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}