{"id":"https://openalex.org/W1552270253","doi":"https://doi.org/10.1007/bfb0055229","title":"Integrated development environment for logic synthesis based on dynamically reconfigurable FPGAs","display_name":"Integrated development environment for logic synthesis based on dynamically reconfigurable FPGAs","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W1552270253","doi":"https://doi.org/10.1007/bfb0055229","mag":"1552270253"},"language":"en","primary_location":{"id":"doi:10.1007/bfb0055229","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bfb0055229","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053527505","display_name":"Valery Sklyarov","orcid":"https://orcid.org/0000-0003-0349-8329"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Valery Sklyarov","raw_affiliation_strings":["Department of Electronics and Telecommunications, Aveiro University, Campo Universit\u00e1rio, 3810, Aveiro, Portugal","Aveiro University"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Aveiro University, Campo Universit\u00e1rio, 3810, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"Aveiro University","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Ricardo Sal Monteiro","orcid":null},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Ricardo Sal Monteiro","raw_affiliation_strings":["Department of Electronics and Telecommunications, Aveiro University, Campo Universit\u00e1rio, 3810, Aveiro, Portugal","Aveiro University"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Aveiro University, Campo Universit\u00e1rio, 3810, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"Aveiro University","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055569781","display_name":"Nuno Lau","orcid":"https://orcid.org/0000-0003-0513-158X"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Lau","raw_affiliation_strings":["Department of Electronics and Telecommunications, Aveiro University, Campo Universit\u00e1rio, 3810, Aveiro, Portugal","Aveiro University"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Aveiro University, Campo Universit\u00e1rio, 3810, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"Aveiro University","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113845865","display_name":"A. Melo","orcid":null},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Andreia Melo","raw_affiliation_strings":["Department of Electronics and Telecommunications, Aveiro University, Campo Universit\u00e1rio, 3810, Aveiro, Portugal","Aveiro University"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Aveiro University, Campo Universit\u00e1rio, 3810, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"Aveiro University","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087676170","display_name":"Arnaldo S. R. Oliveira","orcid":"https://orcid.org/0000-0002-8759-3456"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Arnaldo Oliveira","raw_affiliation_strings":["Department of Electronics and Telecommunications, Aveiro University, Campo Universit\u00e1rio, 3810, Aveiro, Portugal","Aveiro University"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Aveiro University, Campo Universit\u00e1rio, 3810, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"Aveiro University","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091016764","display_name":"K. Kondratjuk","orcid":null},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Konstantin Kondratjuk","raw_affiliation_strings":["Department of Electronics and Telecommunications, Aveiro University, Campo Universit\u00e1rio, 3810, Aveiro, Portugal","Aveiro University"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Aveiro University, Campo Universit\u00e1rio, 3810, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"Aveiro University","institution_ids":["https://openalex.org/I60858718"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5053527505"],"corresponding_institution_ids":["https://openalex.org/I60858718"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.4261,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.58127438,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.83394455909729},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6728525161743164},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5983873605728149},{"id":"https://openalex.org/keywords/development-environment","display_name":"Development environment","score":0.5585423707962036},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.48116645216941833},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.45269328355789185},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45247071981430054},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.42966049909591675},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.4258952736854553},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4181622266769409},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.30537378787994385},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.26510629057884216},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.15999719500541687},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07466834783554077},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07171943783760071}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.83394455909729},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6728525161743164},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5983873605728149},{"id":"https://openalex.org/C139968098","wikidata":"https://www.wikidata.org/wiki/Q3055454","display_name":"Development environment","level":2,"score":0.5585423707962036},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.48116645216941833},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.45269328355789185},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45247071981430054},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.42966049909591675},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.4258952736854553},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4181622266769409},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.30537378787994385},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26510629057884216},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.15999719500541687},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07466834783554077},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07171943783760071},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bfb0055229","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bfb0055229","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1489025655","https://openalex.org/W1814817760","https://openalex.org/W1944768066","https://openalex.org/W2102101196","https://openalex.org/W2129183345","https://openalex.org/W2169687938","https://openalex.org/W4213095369","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W2340647897"],"abstract_inverted_index":null,"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}