{"id":"https://openalex.org/W1817086147","doi":"https://doi.org/10.1007/bfb0055227","title":"New CAD framework extends simulation of dynamically reconfigurable logic","display_name":"New CAD framework extends simulation of dynamically reconfigurable logic","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W1817086147","doi":"https://doi.org/10.1007/bfb0055227","mag":"1817086147"},"language":"en","primary_location":{"id":"doi:10.1007/bfb0055227","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bfb0055227","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000551567","display_name":"David Robinson","orcid":"https://orcid.org/0000-0002-7365-510X"},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"David Robinson","raw_affiliation_strings":["Dept. Electronic and Electrical Engineering, University of Strathclyde, 204 George Street, G1 1XW, Glasgow, UK","University of Strathclyde"],"affiliations":[{"raw_affiliation_string":"Dept. Electronic and Electrical Engineering, University of Strathclyde, 204 George Street, G1 1XW, Glasgow, UK","institution_ids":["https://openalex.org/I181647926"]},{"raw_affiliation_string":"University of Strathclyde","institution_ids":["https://openalex.org/I181647926"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006064112","display_name":"Gordon McGregor","orcid":null},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Gordon McGregor","raw_affiliation_strings":["Dept. Electronic and Electrical Engineering, University of Strathclyde, 204 George Street, G1 1XW, Glasgow, UK","University of Strathclyde"],"affiliations":[{"raw_affiliation_string":"Dept. Electronic and Electrical Engineering, University of Strathclyde, 204 George Street, G1 1XW, Glasgow, UK","institution_ids":["https://openalex.org/I181647926"]},{"raw_affiliation_string":"University of Strathclyde","institution_ids":["https://openalex.org/I181647926"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070921981","display_name":"Patrick Lysaght","orcid":null},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Patrick Lysaght","raw_affiliation_strings":["Dept. Electronic and Electrical Engineering, University of Strathclyde, 204 George Street, G1 1XW, Glasgow, UK","University of Strathclyde"],"affiliations":[{"raw_affiliation_string":"Dept. Electronic and Electrical Engineering, University of Strathclyde, 204 George Street, G1 1XW, Glasgow, UK","institution_ids":["https://openalex.org/I181647926"]},{"raw_affiliation_string":"University of Strathclyde","institution_ids":["https://openalex.org/I181647926"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000551567"],"corresponding_institution_ids":["https://openalex.org/I181647926"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":4.6847,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.96228869,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8366529941558838},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6205018758773804},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.568713366985321},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5639225840568542},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5319516658782959},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.5240490436553955},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4823300540447235},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47282207012176514},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3514995574951172},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3399132490158081},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2034497857093811},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.12546223402023315},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1003599762916565},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07587835192680359}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8366529941558838},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6205018758773804},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.568713366985321},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5639225840568542},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5319516658782959},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.5240490436553955},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4823300540447235},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47282207012176514},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3514995574951172},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3399132490158081},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2034497857093811},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.12546223402023315},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1003599762916565},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07587835192680359},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/bfb0055227","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bfb0055227","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.19.5817","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.19.5817","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://oak.eee.strath.ac.uk/papers/dr_fpl98.ps","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1526693219","https://openalex.org/W1546287554","https://openalex.org/W1583091058","https://openalex.org/W1943664624","https://openalex.org/W2017906722","https://openalex.org/W2097451609","https://openalex.org/W2108873118","https://openalex.org/W2129183345","https://openalex.org/W2136422467","https://openalex.org/W2185963466"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W3147061323","https://openalex.org/W2121963733","https://openalex.org/W2789349722","https://openalex.org/W2118796996","https://openalex.org/W4318684523","https://openalex.org/W1977171228","https://openalex.org/W2102927888","https://openalex.org/W2170504327"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}