{"id":"https://openalex.org/W1503986203","doi":"https://doi.org/10.1007/bfb0032539","title":"Synthesis and optimization of a bit-serial pipeline kernel processor","display_name":"Synthesis and optimization of a bit-serial pipeline kernel processor","publication_year":1997,"publication_date":"1997-01-01","ids":{"openalex":"https://openalex.org/W1503986203","doi":"https://doi.org/10.1007/bfb0032539","mag":"1503986203"},"language":"en","primary_location":{"id":"doi:10.1007/bfb0032539","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bfb0032539","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066417700","display_name":"Jordi Madrenas","orcid":"https://orcid.org/0000-0001-5905-9179"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Jordi Madrenas","raw_affiliation_strings":["Advanced Hardware Architectures (AHA) Group Department of Electronics Engineering, Universitat Polit\u00e8cnica de Catalunya (UPC), Gran Capit\u00e0 s/n, m\u00f2dul C4, 08034, Barcelona, Spain","Universitat Politecnica de Catalunya (UPC)#TAB#"],"affiliations":[{"raw_affiliation_string":"Advanced Hardware Architectures (AHA) Group Department of Electronics Engineering, Universitat Polit\u00e8cnica de Catalunya (UPC), Gran Capit\u00e0 s/n, m\u00f2dul C4, 08034, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Universitat Politecnica de Catalunya (UPC)#TAB#","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113486828","display_name":"Gregorio Ruiz","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Gregorio Ruiz","raw_affiliation_strings":["Advanced Hardware Architectures (AHA) Group Department of Electronics Engineering, Universitat Polit\u00e8cnica de Catalunya (UPC), Gran Capit\u00e0 s/n, m\u00f2dul C4, 08034, Barcelona, Spain","Universitat Politecnica de Catalunya (UPC)#TAB#"],"affiliations":[{"raw_affiliation_string":"Advanced Hardware Architectures (AHA) Group Department of Electronics Engineering, Universitat Polit\u00e8cnica de Catalunya (UPC), Gran Capit\u00e0 s/n, m\u00f2dul C4, 08034, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Universitat Politecnica de Catalunya (UPC)#TAB#","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Juan Manuel Moreno","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Manuel Moreno","raw_affiliation_strings":["Advanced Hardware Architectures (AHA) Group Department of Electronics Engineering, Universitat Polit\u00e8cnica de Catalunya (UPC), Gran Capit\u00e0 s/n, m\u00f2dul C4, 08034, Barcelona, Spain","Universitat Politecnica de Catalunya (UPC)#TAB#"],"affiliations":[{"raw_affiliation_string":"Advanced Hardware Architectures (AHA) Group Department of Electronics Engineering, Universitat Polit\u00e8cnica de Catalunya (UPC), Gran Capit\u00e0 s/n, m\u00f2dul C4, 08034, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Universitat Politecnica de Catalunya (UPC)#TAB#","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013398412","display_name":"Joan Cabestany","orcid":"https://orcid.org/0000-0002-6926-3322"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Joan Cabestany","raw_affiliation_strings":["Advanced Hardware Architectures (AHA) Group Department of Electronics Engineering, Universitat Polit\u00e8cnica de Catalunya (UPC), Gran Capit\u00e0 s/n, m\u00f2dul C4, 08034, Barcelona, Spain","Universitat Politecnica de Catalunya (UPC)#TAB#"],"affiliations":[{"raw_affiliation_string":"Advanced Hardware Architectures (AHA) Group Department of Electronics Engineering, Universitat Polit\u00e8cnica de Catalunya (UPC), Gran Capit\u00e0 s/n, m\u00f2dul C4, 08034, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Universitat Politecnica de Catalunya (UPC)#TAB#","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5066417700"],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14084507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"801","last_page":"810"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8539880514144897},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6831520199775696},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6193408966064453},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5473425984382629},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5224777460098267},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.508436381816864},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4545915722846985},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.4327007532119751},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4206739664077759},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.18742284178733826}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8539880514144897},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6831520199775696},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6193408966064453},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5473425984382629},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5224777460098267},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.508436381816864},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4545915722846985},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.4327007532119751},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4206739664077759},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18742284178733826},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bfb0032539","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bfb0032539","pdf_url":null,"source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W587135752","https://openalex.org/W1563585604","https://openalex.org/W1594342587","https://openalex.org/W1747959525","https://openalex.org/W1952074028","https://openalex.org/W2078376347","https://openalex.org/W2099817263","https://openalex.org/W2101927907","https://openalex.org/W2473261013","https://openalex.org/W3017143921","https://openalex.org/W3145318053","https://openalex.org/W4285719527","https://openalex.org/W6661021596"],"related_works":["https://openalex.org/W2136647108","https://openalex.org/W2350029007","https://openalex.org/W1965180958","https://openalex.org/W1973428399","https://openalex.org/W2182594080","https://openalex.org/W2484987020","https://openalex.org/W2152662857","https://openalex.org/W2017757432","https://openalex.org/W2355622827","https://openalex.org/W2098218272"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-03-25T23:56:10.502304","created_date":"2025-10-10T00:00:00"}