{"id":"https://openalex.org/W1489588785","doi":"https://doi.org/10.1007/bfb0031795","title":"Formal Methods in Computer-Aided Design: First International Conference, FMCAD '96, Palo Alto, CA, USA, November 6 - 8, 1996, Proceedings","display_name":"Formal Methods in Computer-Aided Design: First International Conference, FMCAD '96, Palo Alto, CA, USA, November 6 - 8, 1996, Proceedings","publication_year":1996,"publication_date":"1996-10-23","ids":{"openalex":"https://openalex.org/W1489588785","doi":"https://doi.org/10.1007/bfb0031795","mag":"1489588785"},"language":"en","primary_location":{"id":"pmh:oai:aleph.bib-bvb.de:BVB01-007408185","is_oa":false,"landing_page_url":"http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=007408185&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Konferenzschrift"},"type":"book","indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039897432","display_name":"Mandayam Srivas","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Mandayam Srivas","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5020300462","display_name":"Albert Camilleri","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Albert Camilleri","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5039897432"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3252,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63938619,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7523528337478638},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.7208206057548523},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.61053466796875},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.5931667685508728},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.5918110013008118},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5717448592185974},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.5208624005317688},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.4929973781108856},{"id":"https://openalex.org/keywords/symbolic-trajectory-evaluation","display_name":"Symbolic trajectory evaluation","score":0.48236435651779175},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4651336073875427},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.45589497685432434},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.43254318833351135},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.42625558376312256},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.41412603855133057},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37843847274780273},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3507753312587738},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2071940302848816},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20718231797218323}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7523528337478638},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.7208206057548523},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.61053466796875},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5931667685508728},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.5918110013008118},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5717448592185974},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.5208624005317688},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.4929973781108856},{"id":"https://openalex.org/C23123167","wikidata":"https://www.wikidata.org/wiki/Q7661193","display_name":"Symbolic trajectory evaluation","level":3,"score":0.48236435651779175},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4651336073875427},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.45589497685432434},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.43254318833351135},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.42625558376312256},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.41412603855133057},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37843847274780273},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3507753312587738},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2071940302848816},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20718231797218323},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"pmh:oai:aleph.bib-bvb.de:BVB01-007408185","is_oa":false,"landing_page_url":"http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=007408185&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Konferenzschrift"},{"id":"pmh:oai:aleph.bib-bvb.de:BVB01-017058632","is_oa":false,"landing_page_url":"https://doi.org/10.1007/BFb0031795","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"software, multimedia"},{"id":"mag:1489588785","is_oa":false,"landing_page_url":"http://ci.nii.ac.jp/ncid/BA2889116X","pdf_url":null,"source":{"id":"https://openalex.org/S4210197683","display_name":"Medical Entomology and Zoology","issn_l":"0424-7086","issn":["0424-7086","2185-5609"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319750","host_organization_name":"Japan Society of Medical Entomology and Zoology","host_organization_lineage":["https://openalex.org/P4310319750"],"host_organization_lineage_names":["Japan Society of Medical Entomology and Zoology"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1498113537","https://openalex.org/W1591897221","https://openalex.org/W1585683930","https://openalex.org/W2109337044","https://openalex.org/W2003823575","https://openalex.org/W210405922","https://openalex.org/W1501753547","https://openalex.org/W2013108521","https://openalex.org/W2153441705","https://openalex.org/W1569134779","https://openalex.org/W1597048716","https://openalex.org/W1583372371","https://openalex.org/W2539907235","https://openalex.org/W3001429675","https://openalex.org/W2057225708","https://openalex.org/W1495804854","https://openalex.org/W2144495128","https://openalex.org/W1515005904","https://openalex.org/W2125880344","https://openalex.org/W1485349866"],"abstract_inverted_index":null,"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-28T14:05:53.105641","created_date":"2025-10-10T00:00:00"}