{"id":"https://openalex.org/W2038029292","doi":"https://doi.org/10.1007/bf02946516","title":"An analytical delay model","display_name":"An analytical delay model","publication_year":1999,"publication_date":"1999-03-01","ids":{"openalex":"https://openalex.org/W2038029292","doi":"https://doi.org/10.1007/bf02946516","mag":"2038029292"},"language":"en","primary_location":{"id":"doi:10.1007/bf02946516","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf02946516","pdf_url":null,"source":{"id":"https://openalex.org/S161516442","display_name":"Journal of Computer Science and Technology","issn_l":"1000-9000","issn":["1000-9000","1860-4749"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computer Science and Technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100821475","display_name":"Yinghua Min","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yinghua Min","raw_affiliation_strings":["Center for Fault-Tolerant Computing, CAD Lab., Institute of Computing Technology, Chinese Academy of Sciences, P.O. Box 2704, 100080, Beijing, P.R. China","Center for Fault-Tolerant Computing, CAD Lab., Institute of Computing Technology, Chinese Academy of Sciences, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Fault-Tolerant Computing, CAD Lab., Institute of Computing Technology, Chinese Academy of Sciences, P.O. Box 2704, 100080, Beijing, P.R. China","institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"raw_affiliation_string":"Center for Fault-Tolerant Computing, CAD Lab., Institute of Computing Technology, Chinese Academy of Sciences, Beijing, P.R. China","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106406114","display_name":"Zhongcheng Li","orcid":"https://orcid.org/0000-0001-9485-2842"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongcheng Li","raw_affiliation_strings":["Center for Fault-Tolerant Computing, CAD Lab., Institute of Computing Technology, Chinese Academy of Sciences, P.O. Box 2704, 100080, Beijing, P.R. China","Center for Fault-Tolerant Computing, CAD Lab., Institute of Computing Technology, Chinese Academy of Sciences, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Fault-Tolerant Computing, CAD Lab., Institute of Computing Technology, Chinese Academy of Sciences, P.O. Box 2704, 100080, Beijing, P.R. China","institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"raw_affiliation_string":"Center for Fault-Tolerant Computing, CAD Lab., Institute of Computing Technology, Chinese Academy of Sciences, Beijing, P.R. China","institution_ids":["https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100821475"],"corresponding_institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210090176"],"apc_list":{"value":2890,"currency":"USD","value_usd":2890},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13946778,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":"2","first_page":"97","last_page":"115"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7914364337921143},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.7393753528594971},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6940720677375793},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.6043546795845032},{"id":"https://openalex.org/keywords/theory-of-computation","display_name":"Theory of computation","score":0.5750166773796082},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5638810992240906},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5517473220825195},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47667670249938965},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.46450042724609375},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.4533213973045349},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43381842970848083},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.43163591623306274},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4314618408679962},{"id":"https://openalex.org/keywords/digital-delay-line","display_name":"Digital delay line","score":0.43068861961364746},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.42002519965171814},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.394313246011734},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2326814830303192},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.19076481461524963},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.17371651530265808},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.16934818029403687},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15478777885437012},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15095177292823792},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08594539761543274}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7914364337921143},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.7393753528594971},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6940720677375793},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.6043546795845032},{"id":"https://openalex.org/C24858836","wikidata":"https://www.wikidata.org/wiki/Q844718","display_name":"Theory of computation","level":2,"score":0.5750166773796082},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5638810992240906},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5517473220825195},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47667670249938965},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.46450042724609375},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.4533213973045349},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43381842970848083},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.43163591623306274},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4314618408679962},{"id":"https://openalex.org/C30847790","wikidata":"https://www.wikidata.org/wiki/Q4505961","display_name":"Digital delay line","level":4,"score":0.43068861961364746},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.42002519965171814},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.394313246011734},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2326814830303192},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.19076481461524963},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.17371651530265808},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.16934818029403687},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15478777885437012},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15095177292823792},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08594539761543274},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bf02946516","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf02946516","pdf_url":null,"source":{"id":"https://openalex.org/S161516442","display_name":"Journal of Computer Science and Technology","issn_l":"1000-9000","issn":["1000-9000","1860-4749"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computer Science and Technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W140211383","https://openalex.org/W607232712","https://openalex.org/W617389031","https://openalex.org/W1539609550","https://openalex.org/W2005319125","https://openalex.org/W2105954189","https://openalex.org/W2116652875","https://openalex.org/W2133291092","https://openalex.org/W2135453964","https://openalex.org/W2148532438","https://openalex.org/W2149966432","https://openalex.org/W2157160077","https://openalex.org/W2160680650","https://openalex.org/W4243259978","https://openalex.org/W4253269419","https://openalex.org/W4254159029"],"related_works":["https://openalex.org/W2145535176","https://openalex.org/W1570180536","https://openalex.org/W2042822039","https://openalex.org/W2158805860","https://openalex.org/W4229446324","https://openalex.org/W1804063983","https://openalex.org/W2134944363","https://openalex.org/W2122901855","https://openalex.org/W2087387686","https://openalex.org/W2792778858"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}