{"id":"https://openalex.org/W1965290178","doi":"https://doi.org/10.1007/bf02106823","title":"The LISA design environment for the synthesis of array processors including memories for the data transfer and fault tolerance by reconfiguration and coding techniques","display_name":"The LISA design environment for the synthesis of array processors including memories for the data transfer and fault tolerance by reconfiguration and coding techniques","publication_year":1995,"publication_date":"1995-10-01","ids":{"openalex":"https://openalex.org/W1965290178","doi":"https://doi.org/10.1007/bf02106823","mag":"1965290178"},"language":"en","primary_location":{"id":"doi:10.1007/bf02106823","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf02106823","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091000485","display_name":"Mirjam Sch\u00f6nfeld","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Mirjam Sch\u00f6nfeld","raw_affiliation_strings":["Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, D-30167, Hannover, Germany","Universit\u00e4t Hannover"],"affiliations":[{"raw_affiliation_string":"Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, D-30167, Hannover, Germany","institution_ids":[]},{"raw_affiliation_string":"Universit\u00e4t Hannover","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072799134","display_name":"J. Franzen","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Franzen","raw_affiliation_strings":["Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, D-30167, Hannover, Germany","Universit\u00e4t Hannover"],"affiliations":[{"raw_affiliation_string":"Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, D-30167, Hannover, Germany","institution_ids":[]},{"raw_affiliation_string":"Universit\u00e4t Hannover","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075788790","display_name":"M. Schwiegershausen","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Schwiegershausen","raw_affiliation_strings":["Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, D-30167, Hannover, Germany","Universit\u00e4t Hannover"],"affiliations":[{"raw_affiliation_string":"Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, D-30167, Hannover, Germany","institution_ids":[]},{"raw_affiliation_string":"Universit\u00e4t Hannover","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050808949","display_name":"P. Pirsch","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Peter Pirsch","raw_affiliation_strings":["Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, D-30167, Hannover, Germany","Universit\u00e4t Hannover"],"affiliations":[{"raw_affiliation_string":"Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, D-30167, Hannover, Germany","institution_ids":[]},{"raw_affiliation_string":"Universit\u00e4t Hannover","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051885742","display_name":"Uwe Vehlies","orcid":null},"institutions":[{"id":"https://openalex.org/I4210149161","display_name":"Sozialwissenschaftliche Forschung und Beratung","ror":"https://ror.org/055g2sd79","country_code":"DE","type":"nonprofit","lineage":["https://openalex.org/I4210149161"]},{"id":"https://openalex.org/I155765044","display_name":"University of Hildesheim","ror":"https://ror.org/02f9det96","country_code":"DE","type":"education","lineage":["https://openalex.org/I155765044"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Uwe Vehlies","raw_affiliation_strings":["Beratung Industrie und Wirtschaft, Hildesheimer Stra\u03b2e 267, D-30519, Hannover, Germany","Beratung Industrie und Wirtschaft"],"affiliations":[{"raw_affiliation_string":"Beratung Industrie und Wirtschaft, Hildesheimer Stra\u03b2e 267, D-30519, Hannover, Germany","institution_ids":["https://openalex.org/I155765044"]},{"raw_affiliation_string":"Beratung Industrie und Wirtschaft","institution_ids":["https://openalex.org/I4210149161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000767497","display_name":"Andreas M\u00fcnzner","orcid":null},"institutions":[{"id":"https://openalex.org/I272033418","display_name":"Deutsche Telekom (Austria)","ror":"https://ror.org/00bx90590","country_code":"AT","type":"company","lineage":["https://openalex.org/I272033418","https://openalex.org/I4210093367"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andreas M\u00fcnzner","raw_affiliation_strings":["AEG Mobile Communication, Wilhelm-Runge-Stra\u03b2e 11, D-89081, Ulm, Germany","AEG Mobile Communication"],"affiliations":[{"raw_affiliation_string":"AEG Mobile Communication, Wilhelm-Runge-Stra\u03b2e 11, D-89081, Ulm, Germany","institution_ids":["https://openalex.org/I272033418"]},{"raw_affiliation_string":"AEG Mobile Communication","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5091000485"],"corresponding_institution_ids":["https://openalex.org/I114112103"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09133169,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":"1-2","first_page":"51","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9882000088691711,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9848999977111816,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8241764307022095},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.756908118724823},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5938882827758789},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5730249881744385},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5460578799247742},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47635722160339355},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.4757556617259979},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.46411851048469543},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.41140297055244446},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33274751901626587},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.32271045446395874},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.21740731596946716},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20493486523628235}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8241764307022095},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.756908118724823},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5938882827758789},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5730249881744385},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5460578799247742},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47635722160339355},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.4757556617259979},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.46411851048469543},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.41140297055244446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33274751901626587},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.32271045446395874},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.21740731596946716},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20493486523628235},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bf02106823","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf02106823","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W25630847","https://openalex.org/W28542130","https://openalex.org/W41769863","https://openalex.org/W90180915","https://openalex.org/W1483931739","https://openalex.org/W1513721953","https://openalex.org/W1585779307","https://openalex.org/W1893801922","https://openalex.org/W1964070867","https://openalex.org/W1966340314","https://openalex.org/W1987632834","https://openalex.org/W2041259963","https://openalex.org/W2063747323","https://openalex.org/W2077442019","https://openalex.org/W2114266730","https://openalex.org/W2118435272","https://openalex.org/W2121092778","https://openalex.org/W2125127550","https://openalex.org/W2127784257","https://openalex.org/W2150049469","https://openalex.org/W2152308239","https://openalex.org/W2153755007","https://openalex.org/W2159096553","https://openalex.org/W2162191046","https://openalex.org/W2165408785","https://openalex.org/W2422041157","https://openalex.org/W2551143771","https://openalex.org/W2743895980","https://openalex.org/W2995746888","https://openalex.org/W3022924356","https://openalex.org/W3036346304","https://openalex.org/W4241287483","https://openalex.org/W4297938174","https://openalex.org/W6779721364"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2103526090","https://openalex.org/W1574948540"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}