{"id":"https://openalex.org/W2031144250","doi":"https://doi.org/10.1007/bf02106822","title":"A design synthesis system for recursive DSP algorithms represented by fully specified flow graphs","display_name":"A design synthesis system for recursive DSP algorithms represented by fully specified flow graphs","publication_year":1995,"publication_date":"1995-10-01","ids":{"openalex":"https://openalex.org/W2031144250","doi":"https://doi.org/10.1007/bf02106822","mag":"2031144250"},"language":"en","primary_location":{"id":"doi:10.1007/bf02106822","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf02106822","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109143054","display_name":"Hyeong -Kyo Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I157264075","display_name":"Sangmyung University","ror":"https://ror.org/01x4whx42","country_code":"KR","type":"education","lineage":["https://openalex.org/I157264075"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hyeong -Kyo Kim","raw_affiliation_strings":["Dept. of Information Eng., Sang Myung Women's University, 98-20 Anseo-Dong, Cheonan, Korea","Dept. of Information Eng., Sang Myung Women's University, Cheonan, Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Information Eng., Sang Myung Women's University, 98-20 Anseo-Dong, Cheonan, Korea","institution_ids":["https://openalex.org/I157264075"]},{"raw_affiliation_string":"Dept. of Information Eng., Sang Myung Women's University, Cheonan, Korea#TAB#","institution_ids":["https://openalex.org/I157264075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034039714","display_name":"T.P. Barnwell","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thomas P. Barnwell","raw_affiliation_strings":["DSP Laboratory, School of Electrical Eng., Georgia Institute of Technology, 30332, Atlanta, GA, USA","DSP Laboratory, School of Electrical Eng., Georgia Institute of Technology, Atlanta, USA 30332#TAB#"],"affiliations":[{"raw_affiliation_string":"DSP Laboratory, School of Electrical Eng., Georgia Institute of Technology, 30332, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"DSP Laboratory, School of Electrical Eng., Georgia Institute of Technology, Atlanta, USA 30332#TAB#","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109143054"],"corresponding_institution_ids":["https://openalex.org/I157264075"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14109926,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":"1-2","first_page":"35","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7694451808929443},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7521833181381226},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6235454082489014},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.552140474319458},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5186744928359985},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.49528899788856506},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4616571366786957},{"id":"https://openalex.org/keywords/infinite-impulse-response","display_name":"Infinite impulse response","score":0.46062344312667847},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.45601728558540344},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4390797019004822},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.42454224824905396},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4164730906486511},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.24927359819412231},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21624210476875305},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21018502116203308},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.18863260746002197},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.15066364407539368},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.14541634917259216},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13330477476119995},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12839776277542114}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7694451808929443},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7521833181381226},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6235454082489014},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.552140474319458},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5186744928359985},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.49528899788856506},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4616571366786957},{"id":"https://openalex.org/C183816354","wikidata":"https://www.wikidata.org/wiki/Q665617","display_name":"Infinite impulse response","level":4,"score":0.46062344312667847},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.45601728558540344},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4390797019004822},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.42454224824905396},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4164730906486511},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.24927359819412231},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21624210476875305},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21018502116203308},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.18863260746002197},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.15066364407539368},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.14541634917259216},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13330477476119995},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12839776277542114},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bf02106822","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf02106822","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W157109213","https://openalex.org/W239985190","https://openalex.org/W1822110620","https://openalex.org/W1916925078","https://openalex.org/W2046035774","https://openalex.org/W2085887317","https://openalex.org/W2100638636","https://openalex.org/W2115291228","https://openalex.org/W2140966453","https://openalex.org/W2144799791","https://openalex.org/W2152018159","https://openalex.org/W2156417149","https://openalex.org/W2170789000","https://openalex.org/W2253525147","https://openalex.org/W2301364370","https://openalex.org/W2341161674","https://openalex.org/W2434681313","https://openalex.org/W2531095683","https://openalex.org/W2566925100"],"related_works":["https://openalex.org/W4300627070","https://openalex.org/W3096456556","https://openalex.org/W4240253816","https://openalex.org/W2065338826","https://openalex.org/W2505723433","https://openalex.org/W2169584677","https://openalex.org/W2979513934","https://openalex.org/W4232954277","https://openalex.org/W360219038","https://openalex.org/W2531450434"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}