{"id":"https://openalex.org/W2087656024","doi":"https://doi.org/10.1007/bf01759032","title":"Retiming synchronous circuitry","display_name":"Retiming synchronous circuitry","publication_year":1991,"publication_date":"1991-06-01","ids":{"openalex":"https://openalex.org/W2087656024","doi":"https://doi.org/10.1007/bf01759032","mag":"2087656024"},"language":"en","primary_location":{"id":"doi:10.1007/bf01759032","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf01759032","pdf_url":null,"source":{"id":"https://openalex.org/S89324355","display_name":"Algorithmica","issn_l":"0178-4617","issn":["0178-4617","1432-0541"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Algorithmica","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027618658","display_name":"Charles E. Leiserson","orcid":"https://orcid.org/0000-0001-6386-5552"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Charles E. Leiserson","raw_affiliation_strings":["Laboratory for Computer Science, Massachusetts Institute of Technology, 02139, Cambridge, MA, USA","Laboratory for Computer Science, Massachusetts Institute of Technology, Cambridge, USA 02139#TAB#"],"affiliations":[{"raw_affiliation_string":"Laboratory for Computer Science, Massachusetts Institute of Technology, 02139, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Laboratory for Computer Science, Massachusetts Institute of Technology, Cambridge, USA 02139#TAB#","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063870821","display_name":"James B. Saxe","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"James B. Saxe","raw_affiliation_strings":["DEC Systems Research Center, 130 Lytton Avenue, 94301, Palo Alto, CA, USA","DEC Systems Research Center, Palo Alto, USA 94301#TAB#"],"affiliations":[{"raw_affiliation_string":"DEC Systems Research Center, 130 Lytton Avenue, 94301, Palo Alto, CA, USA","institution_ids":[]},{"raw_affiliation_string":"DEC Systems Research Center, Palo Alto, USA 94301#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5027618658"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":{"value":2290,"currency":"EUR","value_usd":2890},"apc_paid":null,"fwci":26.6513,"has_fulltext":false,"cited_by_count":997,"citation_normalized_percentile":{"value":0.99905386,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"6","issue":"1-6","first_page":"5","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10374","display_name":"Advanced Graph Theory Research","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.9782291650772095},{"id":"https://openalex.org/keywords/theory-of-computation","display_name":"Theory of computation","score":0.6529576778411865},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5825232863426208},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5296247601509094},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5168617367744446},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.501276969909668},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4877965748310089},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4775698781013489},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.44103744626045227},{"id":"https://openalex.org/keywords/time-complexity","display_name":"Time complexity","score":0.4396514892578125},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4130021929740906},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2433125376701355},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.20778778195381165}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9782291650772095},{"id":"https://openalex.org/C24858836","wikidata":"https://www.wikidata.org/wiki/Q844718","display_name":"Theory of computation","level":2,"score":0.6529576778411865},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5825232863426208},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5296247601509094},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5168617367744446},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.501276969909668},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4877965748310089},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4775698781013489},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.44103744626045227},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.4396514892578125},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4130021929740906},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2433125376701355},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.20778778195381165},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bf01759032","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf01759032","pdf_url":null,"source":{"id":"https://openalex.org/S89324355","display_name":"Algorithmica","issn_l":"0178-4617","issn":["0178-4617","1432-0541"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Algorithmica","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W65874666","https://openalex.org/W1509443229","https://openalex.org/W1662114873","https://openalex.org/W1666015432","https://openalex.org/W1967575124","https://openalex.org/W1993413014","https://openalex.org/W2022980325","https://openalex.org/W2061872629","https://openalex.org/W2086184989","https://openalex.org/W2090220859","https://openalex.org/W2091104536","https://openalex.org/W2125690626","https://openalex.org/W2146757344","https://openalex.org/W2148631003","https://openalex.org/W2149342630","https://openalex.org/W2163169902","https://openalex.org/W3123221209","https://openalex.org/W4236743822","https://openalex.org/W4256147002","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4248668797","https://openalex.org/W2111485030","https://openalex.org/W2125651818","https://openalex.org/W2384756109","https://openalex.org/W2358223609","https://openalex.org/W2535130387","https://openalex.org/W4240239975","https://openalex.org/W4214585722","https://openalex.org/W2021934043","https://openalex.org/W1592424226"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":16},{"year":2023,"cited_by_count":19},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":17},{"year":2020,"cited_by_count":12},{"year":2019,"cited_by_count":12},{"year":2018,"cited_by_count":16},{"year":2017,"cited_by_count":19},{"year":2016,"cited_by_count":19},{"year":2015,"cited_by_count":22},{"year":2014,"cited_by_count":32},{"year":2013,"cited_by_count":19},{"year":2012,"cited_by_count":19}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}