{"id":"https://openalex.org/W2061674676","doi":"https://doi.org/10.1007/bf01407939","title":"Simulating logic circuits: A multiprocessor application","display_name":"Simulating logic circuits: A multiprocessor application","publication_year":1987,"publication_date":"1987-08-01","ids":{"openalex":"https://openalex.org/W2061674676","doi":"https://doi.org/10.1007/bf01407939","mag":"2061674676"},"language":"en","primary_location":{"id":"doi:10.1007/bf01407939","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf01407939","pdf_url":null,"source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062700710","display_name":"Elizabeth Bradley","orcid":"https://orcid.org/0000-0002-4567-2543"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Elizabeth Bradley","raw_affiliation_strings":["M. I. T. Laboratory for Computer Science Cambridge, Mass","M. I. T. Laboratory for Computer Science Cambridge,"],"affiliations":[{"raw_affiliation_string":"M. I. T. Laboratory for Computer Science Cambridge, Mass","institution_ids":[]},{"raw_affiliation_string":"M. I. T. Laboratory for Computer Science Cambridge,","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027215920","display_name":"Robert H. Halstead","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Robert H. Halstead","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062700710"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":{"value":2290,"currency":"EUR","value_usd":2890},"apc_paid":null,"fwci":1.0595,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.77000931,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"4","first_page":"305","last_page":"338"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8451314568519592},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.721736490726471},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.679318904876709},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5628212094306946},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5445277690887451},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.54168301820755},{"id":"https://openalex.org/keywords/theory-of-computation","display_name":"Theory of computation","score":0.5098956823348999},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.455150842666626},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4345203638076782},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37878039479255676},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.36481183767318726},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3272804021835327},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.24816104769706726},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22430643439292908},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2031657099723816}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8451314568519592},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.721736490726471},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.679318904876709},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5628212094306946},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5445277690887451},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.54168301820755},{"id":"https://openalex.org/C24858836","wikidata":"https://www.wikidata.org/wiki/Q844718","display_name":"Theory of computation","level":2,"score":0.5098956823348999},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.455150842666626},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4345203638076782},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37878039479255676},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.36481183767318726},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3272804021835327},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.24816104769706726},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22430643439292908},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2031657099723816},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bf01407939","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf01407939","pdf_url":null,"source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W32880465","https://openalex.org/W78166154","https://openalex.org/W1970112123","https://openalex.org/W1975624946","https://openalex.org/W1983587324","https://openalex.org/W2026955888","https://openalex.org/W2032910896","https://openalex.org/W2039969270","https://openalex.org/W2040630985","https://openalex.org/W2050831047","https://openalex.org/W2089674328","https://openalex.org/W2104799165","https://openalex.org/W2116975584","https://openalex.org/W2129499826","https://openalex.org/W2136422686","https://openalex.org/W2160044294","https://openalex.org/W2167046533","https://openalex.org/W4237816219","https://openalex.org/W4244620027","https://openalex.org/W6638062682"],"related_works":["https://openalex.org/W2077986289","https://openalex.org/W4251160711","https://openalex.org/W1966764473","https://openalex.org/W4231839681","https://openalex.org/W1488117239","https://openalex.org/W2082788688","https://openalex.org/W1553855433","https://openalex.org/W2104799165","https://openalex.org/W1999759102","https://openalex.org/W1852211506"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}