{"id":"https://openalex.org/W2036945707","doi":"https://doi.org/10.1007/bf01384047","title":"An exercise in the automatic verification of asynchronous designs","display_name":"An exercise in the automatic verification of asynchronous designs","publication_year":1994,"publication_date":"1994-05-01","ids":{"openalex":"https://openalex.org/W2036945707","doi":"https://doi.org/10.1007/bf01384047","mag":"2036945707"},"language":"en","primary_location":{"id":"doi:10.1007/bf01384047","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf01384047","pdf_url":null,"source":{"id":"https://openalex.org/S3845260","display_name":"Formal Methods in System Design","issn_l":"0925-9856","issn":["0925-9856","1572-8102"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Formal Methods in System Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101697497","display_name":"Andrew M. Bailey","orcid":"https://orcid.org/0000-0002-6933-0345"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Andrew Bailey","raw_affiliation_strings":["Department of Mathematics and Computing Science, Eindhoven University of Technology, P.O. Box 513, 5600 MB, Eindhoven, The Netherlands","Department of Mathematics and Computing Science , Eindhoven University of Technology , Eindhoven, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Department of Mathematics and Computing Science, Eindhoven University of Technology, P.O. Box 513, 5600 MB, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Department of Mathematics and Computing Science , Eindhoven University of Technology , Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087024003","display_name":"George A. Mccaskill","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"George A. Mccaskill","raw_affiliation_strings":["Requirement Engineering Ltd, 12 Viewpark Terrace, Edinburgh, UK","Requirement Engineering Ltd, Edinburgh, UK"],"affiliations":[{"raw_affiliation_string":"Requirement Engineering Ltd, 12 Viewpark Terrace, Edinburgh, UK","institution_ids":[]},{"raw_affiliation_string":"Requirement Engineering Ltd, Edinburgh, UK","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020718618","display_name":"George Milne","orcid":"https://orcid.org/0000-0002-9796-0600"},"institutions":[{"id":"https://openalex.org/I170239107","display_name":"University of South Australia","ror":"https://ror.org/01p93h210","country_code":"AU","type":"education","lineage":["https://openalex.org/I170239107"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"George J. Milne","raw_affiliation_strings":["School of Computer and Information Science, University of South Australia, The Levels, 5095, Adelaide, S.A., Australia","School of Computer and Information Science University of South Australia, Adelaide, Australia"],"affiliations":[{"raw_affiliation_string":"School of Computer and Information Science, University of South Australia, The Levels, 5095, Adelaide, S.A., Australia","institution_ids":["https://openalex.org/I170239107"]},{"raw_affiliation_string":"School of Computer and Information Science University of South Australia, Adelaide, Australia","institution_ids":["https://openalex.org/I170239107"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101697497"],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":{"value":2690,"currency":"EUR","value_usd":3490},"apc_paid":null,"fwci":1.3908,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.81193229,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":"3","first_page":"213","last_page":"242"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7804251313209534},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7729682326316833},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.590826690196991},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.5663148164749146},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5147824287414551},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.5081989765167236},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.4865364134311676},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4828489422798157},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4468928277492523},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3872489929199219},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3273152709007263},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.07317841053009033},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.06837719678878784},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.05688291788101196}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7804251313209534},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7729682326316833},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.590826690196991},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5663148164749146},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5147824287414551},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.5081989765167236},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4865364134311676},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4828489422798157},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4468928277492523},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3872489929199219},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3273152709007263},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.07317841053009033},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.06837719678878784},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.05688291788101196},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1007/bf01384047","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf01384047","pdf_url":null,"source":{"id":"https://openalex.org/S3845260","display_name":"Formal Methods in System Design","issn_l":"0925-9856","issn":["0925-9856","1572-8102"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Formal Methods in System Design","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/e5aa1ab5-f0db-4b4f-b8e1-8d640350b58c","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/e5aa1ab5-f0db-4b4f-b8e1-8d640350b58c","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Bailey, A M, McCaskill, G A & Milne, G J 1994, 'An exercise in the automatic verification of asynchronous designs', Formal Methods in System Design, vol. 4, no. 3, pp. 213-242. https://doi.org/10.1007/BF01384047","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:683267","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=683267","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:0925-9856","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:library.tue.nl:683267","is_oa":false,"landing_page_url":"http://repository.tue.nl/683267","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:0925-9856","raw_type":"Article / Letter to the editor"},{"id":"pmh:tue:oai:pure.tue.nl:publications/e5aa1ab5-f0db-4b4f-b8e1-8d640350b58c","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/e5aa1ab5-f0db-4b4f-b8e1-8d640350b58c","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Formal Methods in System Design, 4(3), 213 - 242. Springer","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W23781700","https://openalex.org/W635489592","https://openalex.org/W1491037212","https://openalex.org/W1512486245","https://openalex.org/W1525749267","https://openalex.org/W1532594152","https://openalex.org/W1563467089","https://openalex.org/W1586966546","https://openalex.org/W1598591924","https://openalex.org/W1767576284","https://openalex.org/W1994188141","https://openalex.org/W2021473546","https://openalex.org/W2033724727","https://openalex.org/W2061438988","https://openalex.org/W2080267935","https://openalex.org/W2085912345","https://openalex.org/W2100382727","https://openalex.org/W2106525646","https://openalex.org/W2126590585","https://openalex.org/W2136920408","https://openalex.org/W2141137698","https://openalex.org/W2156956883","https://openalex.org/W2157144873","https://openalex.org/W2337722985","https://openalex.org/W2611598995","https://openalex.org/W2624677093","https://openalex.org/W3144368627","https://openalex.org/W4231905827","https://openalex.org/W4234513283","https://openalex.org/W7049017202"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W4205300843","https://openalex.org/W2929969821","https://openalex.org/W3155012083","https://openalex.org/W2354470518","https://openalex.org/W3120172095","https://openalex.org/W2059150015","https://openalex.org/W2357142578","https://openalex.org/W2035244079"],"abstract_inverted_index":null,"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}