{"id":"https://openalex.org/W2027859157","doi":"https://doi.org/10.1007/bf01383945","title":"Gate-delay-fault testability properties of multiplexor-based networks","display_name":"Gate-delay-fault testability properties of multiplexor-based networks","publication_year":1993,"publication_date":"1993-02-01","ids":{"openalex":"https://openalex.org/W2027859157","doi":"https://doi.org/10.1007/bf01383945","mag":"2027859157"},"language":"en","primary_location":{"id":"doi:10.1007/bf01383945","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf01383945","pdf_url":null,"source":{"id":"https://openalex.org/S3845260","display_name":"Formal Methods in System Design","issn_l":"0925-9856","issn":["0925-9856","1572-8102"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Formal Methods in System Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060336834","display_name":"Pranav Ashar","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pranav Ashar","raw_affiliation_strings":["C&C Research Labs, NEC USA, 4 Independence Way, 08540, Princeton, NJ","C&C Research Laboratories, NEC USA, Princeton"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"C&C Research Labs, NEC USA, 4 Independence Way, 08540, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"C&C Research Laboratories, NEC USA, Princeton","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000525449","display_name":"Srinivas Devadas","orcid":"https://orcid.org/0000-0001-8253-7714"},"institutions":[{"id":"https://openalex.org/I4210110987","display_name":"IIT@MIT","ror":"https://ror.org/01wp8zh54","country_code":"US","type":"facility","lineage":["https://openalex.org/I30771326","https://openalex.org/I4210110987"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivas Devadas","raw_affiliation_strings":["Rm. 36-848, Department of EECS, MIT, 02139, Cambridge, MA","Rm. 36-848, Department of EECS, MIT, Cambridge"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rm. 36-848, Department of EECS, MIT, 02139, Cambridge, MA","institution_ids":["https://openalex.org/I4210110987"]},{"raw_affiliation_string":"Rm. 36-848, Department of EECS, MIT, Cambridge","institution_ids":["https://openalex.org/I4210110987"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047285420","display_name":"Kurt Keutzer","orcid":"https://orcid.org/0000-0003-3868-8501"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Kurt Keutzer","raw_affiliation_strings":["Synopsys Inc., 700 E. Middifield Road, 94043, Mountain View, CA","Synopsys Inc. Mountain View"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., 700 E. Middifield Road, 94043, Mountain View, CA","institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys Inc. Mountain View","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":3490,"currency":"USD","value_usd":3490},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.15871833,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":"1","first_page":"93","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.806223452091217},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6566309332847595},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5751152634620667},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5308858752250671},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.507850706577301},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.49403148889541626},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4785928428173065},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.4644380211830139},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44220080971717834},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43633773922920227},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.431222528219223},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.42108237743377686},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3389905095100403},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3363606333732605},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.22156840562820435},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.177505761384964},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.13916853070259094},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08273753523826599},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.07150843739509583}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.806223452091217},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6566309332847595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5751152634620667},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5308858752250671},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.507850706577301},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.49403148889541626},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4785928428173065},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.4644380211830139},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44220080971717834},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43633773922920227},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.431222528219223},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.42108237743377686},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3389905095100403},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3363606333732605},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.22156840562820435},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.177505761384964},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.13916853070259094},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08273753523826599},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.07150843739509583},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bf01383945","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf01383945","pdf_url":null,"source":{"id":"https://openalex.org/S3845260","display_name":"Formal Methods in System Design","issn_l":"0925-9856","issn":["0925-9856","1572-8102"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Formal Methods in System Design","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W41331477","https://openalex.org/W1483338234","https://openalex.org/W1561638731","https://openalex.org/W1593401011","https://openalex.org/W1602476740","https://openalex.org/W1677852443","https://openalex.org/W1712034695","https://openalex.org/W1994143452","https://openalex.org/W2036887642","https://openalex.org/W2080267935","https://openalex.org/W2089775145","https://openalex.org/W2099251677","https://openalex.org/W2104229535","https://openalex.org/W2115594035","https://openalex.org/W2127420616","https://openalex.org/W2127760993","https://openalex.org/W2141114760","https://openalex.org/W2160557605","https://openalex.org/W2164938190","https://openalex.org/W4236231374","https://openalex.org/W4248583419","https://openalex.org/W4302084786"],"related_works":["https://openalex.org/W1560315201","https://openalex.org/W2149111361","https://openalex.org/W4250748366","https://openalex.org/W2133001125","https://openalex.org/W2169576796","https://openalex.org/W29481652","https://openalex.org/W4238178324","https://openalex.org/W4248668797","https://openalex.org/W2161696808","https://openalex.org/W2885828488"],"abstract_inverted_index":null,"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}
