{"id":"https://openalex.org/W1996595866","doi":"https://doi.org/10.1007/bf01383871","title":"A formalization of a subset of VHDL in the Boyer-Moore logic","display_name":"A formalization of a subset of VHDL in the Boyer-Moore logic","publication_year":1995,"publication_date":"1995-08-01","ids":{"openalex":"https://openalex.org/W1996595866","doi":"https://doi.org/10.1007/bf01383871","mag":"1996595866"},"language":"en","primary_location":{"id":"doi:10.1007/bf01383871","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf01383871","pdf_url":null,"source":{"id":"https://openalex.org/S3845260","display_name":"Formal Methods in System Design","issn_l":"0925-9856","issn":["0925-9856","1572-8102"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Formal Methods in System Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109540870","display_name":"David M. Russinoff","orcid":null},"institutions":[{"id":"https://openalex.org/I4210098728","display_name":"Language Computer (United States)","ror":"https://ror.org/013mgh495","country_code":"US","type":"company","lineage":["https://openalex.org/I4210098728"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"David M. Russinoff","raw_affiliation_strings":["Computational Logic, Inc., 1717 West Sixth Street, Suite 290, 78703, Austin, TX","Computational Logic, Inc., Austin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computational Logic, Inc., 1717 West Sixth Street, Suite 290, 78703, Austin, TX","institution_ids":["https://openalex.org/I4210098728"]},{"raw_affiliation_string":"Computational Logic, Inc., Austin","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5109540870"],"corresponding_institution_ids":["https://openalex.org/I4210098728"],"apc_list":{"value":2390,"currency":"USD","value_usd":2390},"apc_paid":null,"fwci":1.9426,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.8624011,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":"1-2","first_page":"7","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8718827962875366},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7787904739379883},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.7353875041007996},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5999976992607117},{"id":"https://openalex.org/keywords/lisp","display_name":"Lisp","score":0.530127227306366},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4297686815261841},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4116198420524597},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3698423504829407},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32637983560562134},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.30996572971343994},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2663639783859253},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20333030819892883},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1812293827533722},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1484273374080658},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12948521971702576}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8718827962875366},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7787904739379883},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.7353875041007996},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5999976992607117},{"id":"https://openalex.org/C190883126","wikidata":"https://www.wikidata.org/wiki/Q132874","display_name":"Lisp","level":2,"score":0.530127227306366},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4297686815261841},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4116198420524597},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3698423504829407},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32637983560562134},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.30996572971343994},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2663639783859253},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20333030819892883},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1812293827533722},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1484273374080658},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12948521971702576}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bf01383871","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf01383871","pdf_url":null,"source":{"id":"https://openalex.org/S3845260","display_name":"Formal Methods in System Design","issn_l":"0925-9856","issn":["0925-9856","1572-8102"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Formal Methods in System Design","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306101","display_name":"National Aeronautics and Space Administration","ror":"https://ror.org/027ka1x80"},{"id":"https://openalex.org/F4320332378","display_name":"Langley Research Center","ror":"https://ror.org/0399mhs52"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1500868994","https://openalex.org/W1531498432","https://openalex.org/W2060358514","https://openalex.org/W2099078002","https://openalex.org/W4302604543"],"related_works":["https://openalex.org/W1843355381","https://openalex.org/W1530924151","https://openalex.org/W9221892","https://openalex.org/W2534549730","https://openalex.org/W1873290954","https://openalex.org/W2167874369","https://openalex.org/W2622383884","https://openalex.org/W2353108474","https://openalex.org/W2363829830","https://openalex.org/W2164733497"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}