{"id":"https://openalex.org/W2061254534","doi":"https://doi.org/10.1007/bf00996436","title":"A realistic defect oriented testability methodology for analog circuits","display_name":"A realistic defect oriented testability methodology for analog circuits","publication_year":1995,"publication_date":"1995-06-01","ids":{"openalex":"https://openalex.org/W2061254534","doi":"https://doi.org/10.1007/bf00996436","mag":"2061254534"},"language":"en","primary_location":{"id":"doi:10.1007/bf00996436","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00996436","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["Philips Research Laboratories, Prof. Holstlaan 4, WAY4. 1, 5656 AA, Eindhoven, The Netherlands","Philips' Research Laboratories, Eindhoven The Netherlands"],"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Prof. Holstlaan 4, WAY4. 1, 5656 AA, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I4210122849"]},{"raw_affiliation_string":"Philips' Research Laboratories, Eindhoven The Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5086259491"],"corresponding_institution_ids":["https://openalex.org/I4210122849"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":1.6406,"has_fulltext":false,"cited_by_count":52,"citation_normalized_percentile":{"value":0.85784582,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"6","issue":"3","first_page":"265","last_page":"276"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6579630374908447},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6006903648376465},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5997193455696106},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5698451399803162},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5684813261032104},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5643601417541504},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5520501732826233},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.526408851146698},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5163637399673462},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5133692026138306},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4871332347393036},{"id":"https://openalex.org/keywords/test-method","display_name":"Test method","score":0.46112602949142456},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4580245912075043},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.4501856565475464},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.41831350326538086},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2733555734157562},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.26317423582077026},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15487316250801086},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08883625268936157}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6579630374908447},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6006903648376465},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5997193455696106},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5698451399803162},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5684813261032104},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5643601417541504},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5520501732826233},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.526408851146698},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5163637399673462},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5133692026138306},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4871332347393036},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.46112602949142456},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4580245912075043},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.4501856565475464},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.41831350326538086},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2733555734157562},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.26317423582077026},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15487316250801086},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08883625268936157},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bf00996436","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00996436","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W59256056","https://openalex.org/W1632381123","https://openalex.org/W1874000772","https://openalex.org/W1989858431","https://openalex.org/W1990633974","https://openalex.org/W2000046601","https://openalex.org/W2019573556","https://openalex.org/W2027664892","https://openalex.org/W2030841740","https://openalex.org/W2031230445","https://openalex.org/W2032743383","https://openalex.org/W2036119205","https://openalex.org/W2078888330","https://openalex.org/W2091353536","https://openalex.org/W2098112833","https://openalex.org/W2099169558","https://openalex.org/W2102383741","https://openalex.org/W2104440709","https://openalex.org/W2106816366","https://openalex.org/W2109125616","https://openalex.org/W2112480638","https://openalex.org/W2115292870","https://openalex.org/W2115979176","https://openalex.org/W2124017175","https://openalex.org/W2124855133","https://openalex.org/W2128094208","https://openalex.org/W2135650390","https://openalex.org/W2136522424","https://openalex.org/W2142066163","https://openalex.org/W2143027772","https://openalex.org/W2147058628","https://openalex.org/W2151293953","https://openalex.org/W2152013740","https://openalex.org/W2156502253","https://openalex.org/W2162877308","https://openalex.org/W2167028949","https://openalex.org/W2168222173","https://openalex.org/W2168971185","https://openalex.org/W2170275739","https://openalex.org/W2997354824","https://openalex.org/W4237789029","https://openalex.org/W6725044158"],"related_works":["https://openalex.org/W1925788181","https://openalex.org/W2099425240","https://openalex.org/W1849410037","https://openalex.org/W2537272291","https://openalex.org/W328492758","https://openalex.org/W4249701547","https://openalex.org/W565729072","https://openalex.org/W2392813436","https://openalex.org/W2061254534","https://openalex.org/W92283468"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-25T14:56:36.534964","created_date":"2025-10-10T00:00:00"}