{"id":"https://openalex.org/W1996761806","doi":"https://doi.org/10.1007/bf00995315","title":"A new DFT methodology for sequential circuits","display_name":"A new DFT methodology for sequential circuits","publication_year":1995,"publication_date":"1995-12-01","ids":{"openalex":"https://openalex.org/W1996761806","doi":"https://doi.org/10.1007/bf00995315","mag":"1996761806"},"language":"en","primary_location":{"id":"doi:10.1007/bf00995315","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00995315","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110454259","display_name":"C. Costi","orcid":null},"institutions":[{"id":"https://openalex.org/I212119943","display_name":"University of Victoria","ror":"https://ror.org/04s5mat29","country_code":"CA","type":"education","lineage":["https://openalex.org/I212119943"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"C. Costi","raw_affiliation_strings":["Dept. of Computer Science, University of Victoria, V8W 3P6, Victoria, Canada","Department of Computer Science University of Victoria, Canada"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science, University of Victoria, V8W 3P6, Victoria, Canada","institution_ids":["https://openalex.org/I212119943"]},{"raw_affiliation_string":"Department of Computer Science University of Victoria, Canada","institution_ids":["https://openalex.org/I212119943"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022013796","display_name":"M. Serra","orcid":null},"institutions":[{"id":"https://openalex.org/I212119943","display_name":"University of Victoria","ror":"https://ror.org/04s5mat29","country_code":"CA","type":"education","lineage":["https://openalex.org/I212119943"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Serra","raw_affiliation_strings":["Dept. of Computer Science, University of Victoria, V8W 3P6, Victoria, Canada","Department of Computer Science University of Victoria, Canada"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science, University of Victoria, V8W 3P6, Victoria, Canada","institution_ids":["https://openalex.org/I212119943"]},{"raw_affiliation_string":"Department of Computer Science University of Victoria, Canada","institution_ids":["https://openalex.org/I212119943"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Sciuto","raw_affiliation_strings":["Dip. di Elettronica, Politecnico di Milano, Milana, Italy"],"affiliations":[{"raw_affiliation_string":"Dip. di Elettronica, Politecnico di Milano, Milana, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110454259"],"corresponding_institution_ids":["https://openalex.org/I212119943"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11457479,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":"3","first_page":"223","last_page":"240"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.8058681488037109},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7599951028823853},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.7004437446594238},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6278777122497559},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6130169034004211},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6123707890510559},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6031819581985474},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5965673923492432},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5739920735359192},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.46075186133384705},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4484019875526428},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.399901807308197},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3995249271392822},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39547520875930786},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.28926604986190796},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2138252556324005},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1949649155139923},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06625553965568542}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.8058681488037109},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7599951028823853},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.7004437446594238},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6278777122497559},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6130169034004211},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6123707890510559},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6031819581985474},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5965673923492432},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5739920735359192},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.46075186133384705},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4484019875526428},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.399901807308197},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3995249271392822},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39547520875930786},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.28926604986190796},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2138252556324005},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1949649155139923},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06625553965568542},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1007/bf00995315","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00995315","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},{"id":"pmh:oai:re.public.polimi.it:11311/666047","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/666047","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1554885925","https://openalex.org/W2085249459","https://openalex.org/W2102559735","https://openalex.org/W2107154455","https://openalex.org/W2114676663","https://openalex.org/W2121908328","https://openalex.org/W2125865295","https://openalex.org/W2134626087","https://openalex.org/W2139530280","https://openalex.org/W2147517890","https://openalex.org/W2152406824","https://openalex.org/W2154258156","https://openalex.org/W2166632412","https://openalex.org/W2167571917","https://openalex.org/W2171601413","https://openalex.org/W2328947764","https://openalex.org/W2587271961","https://openalex.org/W3152051615","https://openalex.org/W4302458519"],"related_works":["https://openalex.org/W1581610324","https://openalex.org/W2131499522","https://openalex.org/W2129124567","https://openalex.org/W3088373974","https://openalex.org/W2167571917","https://openalex.org/W2189059878","https://openalex.org/W2168652618","https://openalex.org/W2146547687","https://openalex.org/W2620614665","https://openalex.org/W2110102663"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}