{"id":"https://openalex.org/W2038566679","doi":"https://doi.org/10.1007/bf00993318","title":"Design of testable sequential circuits by repositioning flip-flops","display_name":"Design of testable sequential circuits by repositioning flip-flops","publication_year":1995,"publication_date":"1995-01-01","ids":{"openalex":"https://openalex.org/W2038566679","doi":"https://doi.org/10.1007/bf00993318","mag":"2038566679"},"language":"en","primary_location":{"id":"doi:10.1007/bf00993318","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00993318","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5105369696","display_name":"Sujit Dey","orcid":"https://orcid.org/0000-0001-9671-3950"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sujit Dey","raw_affiliation_strings":["C&C Research Laboratories, NEC USA, 08540, Princeton, NJ","C&C Research Laboratories, NEC USA, Princeton"],"affiliations":[{"raw_affiliation_string":"C&C Research Laboratories, NEC USA, 08540, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"C&C Research Laboratories, NEC USA, Princeton","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042424184","display_name":"Srimat Chakradhar","orcid":"https://orcid.org/0000-0003-3530-3901"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srimat T. Chakradhar","raw_affiliation_strings":["C&C Research Laboratories, NEC USA, 08540, Princeton, NJ","C&C Research Laboratories, NEC USA, Princeton"],"affiliations":[{"raw_affiliation_string":"C&C Research Laboratories, NEC USA, 08540, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"C&C Research Laboratories, NEC USA, Princeton","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5105369696"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":1.2417,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.82225868,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":"1-2","first_page":"105","last_page":"114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.9273249506950378},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7642456293106079},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.7360583543777466},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5608681440353394},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5514026880264282},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5503718256950378},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5165728330612183},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5054371356964111},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4145074188709259},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4092397093772888},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3270152509212494},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21349835395812988},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.12397173047065735},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.09862256050109863},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06958770751953125}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9273249506950378},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7642456293106079},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.7360583543777466},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5608681440353394},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5514026880264282},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5503718256950378},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5165728330612183},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5054371356964111},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4145074188709259},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4092397093772888},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3270152509212494},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21349835395812988},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.12397173047065735},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.09862256050109863},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06958770751953125}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bf00993318","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00993318","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W44298237","https://openalex.org/W1513566189","https://openalex.org/W1554885925","https://openalex.org/W1862664248","https://openalex.org/W1879281873","https://openalex.org/W2053913299","https://openalex.org/W2069323107","https://openalex.org/W2070496353","https://openalex.org/W2087656024","https://openalex.org/W2102559735","https://openalex.org/W2105738074","https://openalex.org/W2106669085","https://openalex.org/W2116254096","https://openalex.org/W2122600622","https://openalex.org/W2134626087","https://openalex.org/W2135129887","https://openalex.org/W2135931142","https://openalex.org/W2144384460","https://openalex.org/W2148631003","https://openalex.org/W2152406824","https://openalex.org/W2161273503","https://openalex.org/W2168507777","https://openalex.org/W2170018982","https://openalex.org/W4230587734","https://openalex.org/W4302458519"],"related_works":["https://openalex.org/W4250455229","https://openalex.org/W2106178922","https://openalex.org/W2062802485","https://openalex.org/W2126468650","https://openalex.org/W2146706946","https://openalex.org/W2169017341","https://openalex.org/W2102947497","https://openalex.org/W4248668797","https://openalex.org/W2111485030","https://openalex.org/W2125651818"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}