{"id":"https://openalex.org/W2069031809","doi":"https://doi.org/10.1007/bf00927837","title":"A sorter-based architecture for a parallel implementation of communication intensive algorithms","display_name":"A sorter-based architecture for a parallel implementation of communication intensive algorithms","publication_year":1991,"publication_date":"1991-06-01","ids":{"openalex":"https://openalex.org/W2069031809","doi":"https://doi.org/10.1007/bf00927837","mag":"2069031809"},"language":"en","primary_location":{"id":"doi:10.1007/bf00927837","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00927837","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109215927","display_name":"Josef G. Krammer","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Josef G. Krammer","raw_affiliation_strings":["Institute for Network Theory and Circuit Design, Technical University Munich, Arcisstr. 21, 8000, Munich 2, Germany","Institute for Network Theory and Circuit Design, Technical University Munich, Munich 2, Germany 8000#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute for Network Theory and Circuit Design, Technical University Munich, Arcisstr. 21, 8000, Munich 2, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Institute for Network Theory and Circuit Design, Technical University Munich, Munich 2, Germany 8000#TAB#","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5109215927"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.4763,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.70979278,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":"1-2","first_page":"93","last_page":"103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8012787103652954},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.7525612115859985},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.697062611579895},{"id":"https://openalex.org/keywords/processor-array","display_name":"Processor array","score":0.6140735745429993},{"id":"https://openalex.org/keywords/sorting-network","display_name":"Sorting network","score":0.5896627902984619},{"id":"https://openalex.org/keywords/sorting-algorithm","display_name":"Sorting algorithm","score":0.5688691735267639},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.482160747051239},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.456859827041626},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4483800530433655},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.44337940216064453},{"id":"https://openalex.org/keywords/parallel-algorithm","display_name":"Parallel algorithm","score":0.4384724199771881},{"id":"https://openalex.org/keywords/convex-hull","display_name":"Convex hull","score":0.41170230507850647},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34469717741012573},{"id":"https://openalex.org/keywords/regular-polygon","display_name":"Regular polygon","score":0.2647554874420166},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.086700439453125}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8012787103652954},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.7525612115859985},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.697062611579895},{"id":"https://openalex.org/C2776189500","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Processor array","level":2,"score":0.6140735745429993},{"id":"https://openalex.org/C64540648","wikidata":"https://www.wikidata.org/wiki/Q646477","display_name":"Sorting network","level":4,"score":0.5896627902984619},{"id":"https://openalex.org/C108094655","wikidata":"https://www.wikidata.org/wiki/Q181593","display_name":"Sorting algorithm","level":3,"score":0.5688691735267639},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.482160747051239},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.456859827041626},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4483800530433655},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.44337940216064453},{"id":"https://openalex.org/C120373497","wikidata":"https://www.wikidata.org/wiki/Q1087987","display_name":"Parallel algorithm","level":2,"score":0.4384724199771881},{"id":"https://openalex.org/C206194317","wikidata":"https://www.wikidata.org/wiki/Q1138624","display_name":"Convex hull","level":3,"score":0.41170230507850647},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34469717741012573},{"id":"https://openalex.org/C112680207","wikidata":"https://www.wikidata.org/wiki/Q714886","display_name":"Regular polygon","level":2,"score":0.2647554874420166},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.086700439453125},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bf00927837","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00927837","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1791130903","https://openalex.org/W1969370624","https://openalex.org/W1974784305","https://openalex.org/W1976284552","https://openalex.org/W1979502974","https://openalex.org/W2005314985","https://openalex.org/W2015611498","https://openalex.org/W2060835303","https://openalex.org/W2064687921","https://openalex.org/W2066104460","https://openalex.org/W2087977509","https://openalex.org/W2107484513","https://openalex.org/W2109560070","https://openalex.org/W2111655906","https://openalex.org/W2114250651","https://openalex.org/W2117867289","https://openalex.org/W2132733020","https://openalex.org/W2134845208","https://openalex.org/W2141389982","https://openalex.org/W2144878519","https://openalex.org/W2147555414","https://openalex.org/W2165793355","https://openalex.org/W2752853835","https://openalex.org/W2911302472","https://openalex.org/W3027900649","https://openalex.org/W4206454995","https://openalex.org/W4253491093","https://openalex.org/W6675946402","https://openalex.org/W6680874277"],"related_works":["https://openalex.org/W2396743875","https://openalex.org/W2094179388","https://openalex.org/W2126436988","https://openalex.org/W2369900172","https://openalex.org/W2969248556","https://openalex.org/W2155323732","https://openalex.org/W4242674639","https://openalex.org/W1581872756","https://openalex.org/W2325315917","https://openalex.org/W1539696193"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}