{"id":"https://openalex.org/W1998669267","doi":"https://doi.org/10.1007/bf00137568","title":"A general purpose design-for-test methodology at the analog-digital boundary of mixed-signal VLSI","display_name":"A general purpose design-for-test methodology at the analog-digital boundary of mixed-signal VLSI","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W1998669267","doi":"https://doi.org/10.1007/bf00137568","mag":"1998669267"},"language":"en","primary_location":{"id":"doi:10.1007/bf00137568","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00137568","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009666990","display_name":"J. Verfaillie","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Johan Verfaillie","raw_affiliation_strings":["Alcatel Bell Telephone, Advanced Research Center, Francis Wellesplein 1, B-2018, Antwerpen, Belgium","Alcatel Bell Telephone, Advanced Research Center, Antwerpen, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Alcatel Bell Telephone, Advanced Research Center, Francis Wellesplein 1, B-2018, Antwerpen, Belgium","institution_ids":[]},{"raw_affiliation_string":"Alcatel Bell Telephone, Advanced Research Center, Antwerpen, Belgium","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065047846","display_name":"D. Haspeslagh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Didier Haspeslagh","raw_affiliation_strings":["Alcatel Bell Telephone, Advanced Research Center, Francis Wellesplein 1, B-2018, Antwerpen, Belgium","Alcatel Bell Telephone, Advanced Research Center, Antwerpen, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Alcatel Bell Telephone, Advanced Research Center, Francis Wellesplein 1, B-2018, Antwerpen, Belgium","institution_ids":[]},{"raw_affiliation_string":"Alcatel Bell Telephone, Advanced Research Center, Antwerpen, Belgium","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.10729506,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"9","issue":"1-2","first_page":"109","last_page":"115"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.8358008861541748},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.7778141498565674},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7032104134559631},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.619952917098999},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.6131377220153809},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.5688391923904419},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.544475257396698},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5254762768745422},{"id":"https://openalex.org/keywords/boundary","display_name":"Boundary (topology)","score":0.48696908354759216},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.48319947719573975},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4652598202228546},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4397076368331909},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.41565239429473877},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4105171859264374},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4059927761554718},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35645216703414917},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2718166708946228},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.18735456466674805},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.17322415113449097},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17222866415977478},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11481356620788574}],"concepts":[{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.8358008861541748},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.7778141498565674},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7032104134559631},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.619952917098999},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.6131377220153809},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.5688391923904419},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.544475257396698},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5254762768745422},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.48696908354759216},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.48319947719573975},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4652598202228546},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4397076368331909},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.41565239429473877},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4105171859264374},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4059927761554718},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35645216703414917},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2718166708946228},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.18735456466674805},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.17322415113449097},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17222866415977478},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11481356620788574},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bf00137568","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00137568","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1483338234","https://openalex.org/W2028504835","https://openalex.org/W2097350134","https://openalex.org/W2101457407","https://openalex.org/W2104358841","https://openalex.org/W2120864233","https://openalex.org/W2124017175","https://openalex.org/W2158677189","https://openalex.org/W4302084786"],"related_works":["https://openalex.org/W1852363244","https://openalex.org/W2172250424","https://openalex.org/W2107525390","https://openalex.org/W2166065438","https://openalex.org/W2168601023","https://openalex.org/W1849410037","https://openalex.org/W2049073187","https://openalex.org/W4237265963","https://openalex.org/W2081241156","https://openalex.org/W2065005513"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-19T15:47:20.252518","created_date":"2025-10-10T00:00:00"}