{"id":"https://openalex.org/W2019948183","doi":"https://doi.org/10.1007/bf00135233","title":"Checkpoints in irredundant two-level combinational circuits","display_name":"Checkpoints in irredundant two-level combinational circuits","publication_year":1991,"publication_date":"1991-11-01","ids":{"openalex":"https://openalex.org/W2019948183","doi":"https://doi.org/10.1007/bf00135233","mag":"2019948183"},"language":"en","primary_location":{"id":"doi:10.1007/bf00135233","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00135233","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079314736","display_name":"Jwu E. Chen","orcid":"https://orcid.org/0000-0002-7806-013X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jwu E. Chen","raw_affiliation_strings":["Department of Electrical Engineering, China College of Engineering, Hsinchu, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, China College of Engineering, Hsinchu, Taiwan, ROC","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031637850","display_name":"Chung Len Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung Len Lee","raw_affiliation_strings":["Department of Electronics Engineering, and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, ROC","Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103488755","display_name":"Wen Zen Shen","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen Zen Shen","raw_affiliation_strings":["Department of Electronics Engineering, and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, ROC","Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2990,"currency":"USD","value_usd":2990},"apc_paid":null,"fwci":0.4459,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67333333,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":"4","first_page":"395","last_page":"397"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8709876537322998},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5492909550666809},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5318909287452698},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5255714058876038},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.48421335220336914},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4339938759803772},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4169135093688965},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36883676052093506},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2919439375400543},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22862103581428528},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1471782922744751}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8709876537322998},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5492909550666809},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5318909287452698},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5255714058876038},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.48421335220336914},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4339938759803772},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4169135093688965},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36883676052093506},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2919439375400543},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22862103581428528},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1471782922744751},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bf00135233","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00135233","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1677852443","https://openalex.org/W1921858215","https://openalex.org/W2056949298","https://openalex.org/W2096822881","https://openalex.org/W2140824755","https://openalex.org/W4236231374"],"related_works":["https://openalex.org/W1556970628","https://openalex.org/W2110968362","https://openalex.org/W2163776294","https://openalex.org/W2120257283","https://openalex.org/W3141297747","https://openalex.org/W4248668797","https://openalex.org/W2111485030","https://openalex.org/W2884916459","https://openalex.org/W2135500595","https://openalex.org/W96064250"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}