{"id":"https://openalex.org/W1989878306","doi":"https://doi.org/10.1007/bf00134689","title":"Initialization issues in asynchronous circuit synthesis","display_name":"Initialization issues in asynchronous circuit synthesis","publication_year":1996,"publication_date":"1996-12-01","ids":{"openalex":"https://openalex.org/W1989878306","doi":"https://doi.org/10.1007/bf00134689","mag":"1989878306"},"language":"en","primary_location":{"id":"doi:10.1007/bf00134689","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00134689","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100836334","display_name":"Savita Banerjee","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Savita Banerjee","raw_affiliation_strings":["Bell Labs, Lucent Technologies, 1247 S. Cedar Crest Blvd., 18103, Allentown, PA, USA","Bell Laboratories, Lucent Technologies, Allentown, USA"],"affiliations":[{"raw_affiliation_string":"Bell Labs, Lucent Technologies, 1247 S. Cedar Crest Blvd., 18103, Allentown, PA, USA","institution_ids":[]},{"raw_affiliation_string":"Bell Laboratories, Lucent Technologies, Allentown, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111492464","display_name":"Rabindra K. Roy","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rabindra K. Roy","raw_affiliation_strings":["C & C Research Laboratories, NEC USA, 4 Independence Way, 08540, Princeton, NJ, USA","C & C Research Laboratories, NEC USA, Princeton, USA"],"affiliations":[{"raw_affiliation_string":"C & C Research Laboratories, NEC USA, 4 Independence Way, 08540, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"C & C Research Laboratories, NEC USA, Princeton, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042424184","display_name":"Srimat Chakradhar","orcid":"https://orcid.org/0000-0003-3530-3901"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srimat T. Chakradhar","raw_affiliation_strings":["C & C Research Laboratories, NEC USA, 4 Independence Way, 08540, Princeton, NJ, USA","C & C Research Laboratories, NEC USA, Princeton, USA"],"affiliations":[{"raw_affiliation_string":"C & C Research Laboratories, NEC USA, 4 Independence Way, 08540, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"C & C Research Laboratories, NEC USA, Princeton, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100836334"],"corresponding_institution_ids":[],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09144046,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"9","issue":"3","first_page":"237","last_page":"250"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.8677768111228943},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7584471702575684},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7323853373527527},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.6743694543838501},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6328227519989014},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5193566083908081},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.509830892086029},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.47991666197776794},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4562264084815979},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4486258327960968},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4430188536643982},{"id":"https://openalex.org/keywords/hazard","display_name":"Hazard","score":0.41337332129478455},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3987281024456024},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3784377872943878},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2719007134437561},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2630447745323181},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.22163107991218567},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.21116620302200317},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1596755087375641},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12117215991020203},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.11062881350517273},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09089678525924683}],"concepts":[{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.8677768111228943},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7584471702575684},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7323853373527527},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.6743694543838501},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6328227519989014},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5193566083908081},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.509830892086029},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.47991666197776794},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4562264084815979},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4486258327960968},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4430188536643982},{"id":"https://openalex.org/C49261128","wikidata":"https://www.wikidata.org/wiki/Q1132455","display_name":"Hazard","level":2,"score":0.41337332129478455},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3987281024456024},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3784377872943878},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2719007134437561},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2630447745323181},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22163107991218567},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.21116620302200317},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1596755087375641},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12117215991020203},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.11062881350517273},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09089678525924683},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/bf00134689","is_oa":false,"landing_page_url":"https://doi.org/10.1007/bf00134689","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1484549430","https://openalex.org/W1517543005","https://openalex.org/W1543642100","https://openalex.org/W1554812212","https://openalex.org/W1554885925","https://openalex.org/W1573287909","https://openalex.org/W1879281873","https://openalex.org/W1925663359","https://openalex.org/W1948676683","https://openalex.org/W1990239937","https://openalex.org/W1994497150","https://openalex.org/W2033724727","https://openalex.org/W2040767166","https://openalex.org/W2098560765","https://openalex.org/W2105761964","https://openalex.org/W2108838086","https://openalex.org/W2121914493","https://openalex.org/W2142896144","https://openalex.org/W2145277443","https://openalex.org/W2535312374","https://openalex.org/W2970264471","https://openalex.org/W3195578057","https://openalex.org/W4233990767","https://openalex.org/W4285719527","https://openalex.org/W4302458519","https://openalex.org/W6600389134"],"related_works":["https://openalex.org/W2358223609","https://openalex.org/W2120830976","https://openalex.org/W4240239975","https://openalex.org/W2371073331","https://openalex.org/W4214585722","https://openalex.org/W2152510207","https://openalex.org/W2364544765","https://openalex.org/W2131033826","https://openalex.org/W2384756109","https://openalex.org/W2535130387"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}